

# 0.1 $\mu\text{m}$ InGaAs/InAlAs/InP HEMT Production Process for High Performance and High Volume MMW Applications

R. Lai, M. Barsky, R. Grundbacher, L. Tran, T. Block,  
T.P. Chin, V. Medvedev, E. Sabin, H. Rogers,  
P. H. Liu, Y.C. Chen, R. Tsai and D. Streit  
TRW Inc., Electronic Systems and Technology Division  
One Space Park, Redondo Beach, CA 90278  
Tel: 310-813-0346  
email: Richard.Lai@trw.com  
Copyright © 1999 GaAs Mantech

## ABSTRACT

We have developed a unique production process based on 75 mm diameter InP substrates and 0.1  $\mu\text{m}$  passivated InP HEMT devices. Our InP HEMT MMIC technology has demonstrated state-of-art low noise performance from 2-200 GHz. We present here over 2000 manufactured 44 GHz LNAs with greater than 80% yield and typical performance of 25 dB gain and 2.2 dB noise figure. We have also compiled statistical process data from approximately 100 recently fabricated 0.1  $\mu\text{m}$  75 mm InP HEMT MMIC wafers which demonstrates the consistent performance and repeatability of our process over a 6-8 month period.

## INTRODUCTION

As the needs for MMW systems spreads from the DoD domain into the commercial world, the drive for higher performance MMICs with simultaneously higher volume capacity have become evident in the past few years. InGaAs/InAlAs/InP HEMTs have demonstrated the highest gain, lowest noise and highest frequency capability for any three terminal transistor [1-4] and are a natural fit towards next generation satellite communication systems, wireless LAN and ultra-high frequency remote sensing applications to name a few. A further advantage, especially for array type of applications is the ultra-low d.c. power dissipation of these transistors.

## PROCESS DESCRIPTION. TREND CHARTS

To transition into a viable production process efficiently, TRW has leveraged several aspects of its high volume 0.15  $\mu\text{m}$  InGaAs/AlGaAs/GaAs HEMT (GaAs HEMT) production process[5] into the 0.1  $\mu\text{m}$  InP HEMT process. The two processes share 75% commonality with the only major differentiation occurring with the chemical etchants, annealing

conditions and backside processing. The process flow of the 0.1  $\mu\text{m}$  InP HEMT process flow is nearly identical to that of the production 0.15  $\mu\text{m}$  GaAs HEMT process. Furthermore, similar design rules and device topologies are used for both processes, simplifying the design and layout of MMIC circuits. Other key MMIC process parameters include a silicon nitride passivation thickness of 75 nm, silicon nitride MIM capacitors with a 300 pF/mm<sup>2</sup> sheet capacitance and precision NiCr resistors with 100 ohm/sq. sheet resistance[6,7].

The key issues with the development of the InP HEMT process are in MBE growth of high quality HEMT epitaxial material on 75 mm InP substrates, definition of 0.1  $\mu\text{m}$  gates and repeatable gate recess etching and the development of a robust backside dry via etch process. The InP HEMT epitaxial structure shown in Figure 1 has been TRW's baseline structure for low noise amplifiers for several years [1,2,6,7].




Figure 1. Cross-sectional view of MBE grown InGaAs/InAlAs/InP HEMT profile

Improved substrate quality combined with optimized growth conditions and techniques have resulted in excellent material quality and repeatability. A target sheet concentration of  $3.5 \times 10^{12} \text{ cm}^{-2}$  and mobilities in excess of  $10,000 \text{ cm}^2/\text{V}\cdot\text{sec}$  are typically achieved for the InP HEMT structure with a 60% indium composition pseudomorphic InGaAs channel.

A key to the reproducibility of the InP HEMT device is the definition of the  $0.1 \mu\text{m}$  ( $100 \text{ nm}$ ) T-gate with electron-beam lithography. Figure 2 shows the trend chart of the measured gate length based on two end-view SEM measurements of gate fingers taken for each wafer fabricated. An average end measured gate length of  $90 \text{ nm}$  with a standard deviation of  $9 \text{ nm}$  or  $10\%$  has been achieved. Correlation with cross-sectioned gate shows that the end-view measurement is approximately  $1 \text{ nm}$  or  $0.01 \mu\text{m}$  smaller than the cross-sectioned gate length.




Figure 2. Gate Length trend chart for  $0.1 \mu\text{m}$  InP HEMT MMIC process

Figure 3 shows the high device yield attained wafer to wafer on this process, with most wafers attaining better than 90% yield after completion of front-side processing. Even more crucial is the lateral and vertical control of the gate recess, which have significant implications on pinchoff voltage, transconductance and breakdown. The baseline process presented here is a non-selective phosphoric-based recess etchant and has been tailored to achieve repeatable control of the recess profile. Further improvements are expected as selective etchants are introduced into the process.




Figure 3. Device yield trend chart for  $0.1 \mu\text{m}$  InP HEMT MMIC process (post-frontside processing)

Trend charts for the voltage at peak transconductance ( $V_{gp}$ ) and peak transconductance ( $G_{mp}$ ) are shown in Figures 4 and 5 and demonstrate both the high performance and good repeatability wafer to wafer. For  $0.1 \mu\text{m}$  pseudomorphic 60% InGaAs channel devices, we typically achieve a peak transconductance ( $G_{mp}$ ) of  $900\text{-}1000 \text{ mS/mm}$  with a cutoff frequency ( $f_T$ ) of  $180\text{-}200 \text{ GHz}$  at  $1\text{V}$  drain bias. For each wafer, d.c. characteristics are measured on up to 25 test devices ( $4$  finger,  $200 \mu\text{m}$  total gate width). The wafer average  $G_{mp}$  at  $1\text{V}$  drain bias exhibits  $920 \text{ mS/mm}$  average with a standard




Figure 4. Wafer average  $V_{gp}$  (Peak Transconductance Voltage) trend chart for  $0.1 \mu\text{m}$  InP HEMT MMIC process




Figure 5. Wafer average Gmp (Peak Transconductance) trend chart for 0.1  $\mu\text{m}$  InP HEMT MMIC process

deviation of 110 mS/mm. Wafer average  $V_{gp}$  (gate voltage at peak Gm) at 1V drain bias was +0.04V average with a standard deviation of 0.13V.

We have recently implemented a robust InP backside process with a dry etch via. Dry etch vias not only enhances device and MMIC performance [9], but is critical to achieve the yield and backside process repeatability necessary for a production process. After lapping and polishing the wafers to 75  $\mu\text{m}$  thickness, through substrate vias were dry etched with a photoresist mask in HBr and  $\text{BCl}_3$  gases at a baseplate temperature of 150°C. The plasma conditions were optimized to achieve a high etch rate with good etch selectivity of InP and a high aspect ratio. The via etch pattern was a 40  $\mu\text{m}$  diameter circle and the resultant etched via is a 50  $\mu\text{m}$  circle at the top of the wafer (frontside pad is 120  $\mu\text{m}$  diameter) and less than 80  $\mu\text{m}$  diameter circle at the bottom of the wafer. After via etch, the wafers were sputtered and plated with Ti/Au up to 3.5  $\mu\text{m}$  total metal thickness. The wafers were demounted and flipped for on-wafer circuit test. Visual inspection of etched vias showed excellent yield and after demount, the wafers suffered no visible mechanical damage to airbridges and device fingers.

### InP HEMT MMIC Performance and Yield

TRW has demonstrated a family of state-of-the-art MMW LNAs ranging in frequency from 2 GHz to 200 GHz with the 0.1  $\mu\text{m}$  InP HEMT MMIC technology on 50 mm and 75 mm diameter substrates over the past few years[6-8, 10-13].

Freq. (GHz)	LNA Description	Noise Figure	Gain
9-16*	1-stage balanced LNA	1.4 dB	12 dB

20-22*	2-stage single ended LNA	1.0 dB	17 dB
33-37	2-stage balanced LNA	1.7 dB	18 dB
42-47	2-stage single ended LNA	1.7 dB	22 dB
56-64	3-stage single ended LNA	2.0 dB	20 dB
92-96	3-stage single ended LNA	2.9 dB	18 dB
85-95	2-stage LNA (cooled to 6K)	0.7 dB	12 dB
95-105*	4-stage LNA (cooled by 6K)	0.5 dB	20 dB
112-120*	3-stage single ended LNA	3.9 dB	18 dB
139-142	2-stage single ended LNA	5.8 dB	9 dB
150-157	3-stage single ended LNA	5.1 dB	10 dB
165-190	2-stage balanced LNA		7.2 dB

Figure 6. TRW's state-of-art InP HEMT MMIC LNAs (\*indicates results have not been published)

We have established several of these data points on the same wafers shown in the trend charts (Figures 2-5). For example, a state-of-art 3-stage single ended low noise amplifier with 4.0 dB noise figure and 17 dB gain at 112-120 GHz [11] and 3-stage single-ended low noise amplifier with 3.3 dB noise figure and 18 dB gain at 94 GHz were demonstrated [6]. We have also recently demonstrated the first 190 GHz low noise amplifier with an enhanced but similar InP HEMT MMIC process on 75 mm InP substrates[8].

A good example of the manufacturability of our process was shown in a recent demonstration. In this demonstration, we demonstrate not only state-of-art Q-band noise figure performance, but excellent wafer to wafer yield and circuit yield. 17 InP HEMT MMIC wafers were completed over 3 wafer lots and they were part of the ~100 wafers shown in the trend charts (Figures 2-5). These wafers were also processed with the dry etch backside vias described in the previous section. More than 2000 circuits were measured over the 17 wafers and the cumulative histogram is shown in Figure 7 with a median performance of 25 dB gain and 2.0-2.2 dB noise figure at 44 GHz.




Figure 7. Noise figure histogram of over 2000 tested Q-band 3-stage MMIC LNAs

High MMIC circuit yields for each wafer of approximately 80% have been achieved as shown in Figure 8. The higher yield is partly attributable to the new dry etch via process as we achieved higher yield compared to previous wafers processed with wet etched backside vias.

Not only were high yield and repeatability demonstrated on these wafers, the amplifiers demonstrate state-of-art low noise performance over the measured 42-47 GHz as shown




Figure 8. Wafer to wafer r.f. circuit yield for 3-stage InP HEMT MMIC LNA to noise figure specification less than 2.7 dB from 42-47 GHz

in Figure 9 with less than 2.2 dB noise figure across the entire bandwidth (based on wider bandwidth measurements on sample parts, the frequency response for these chip is 36-48 GHz).




Figure 9. Frequency response of 3-stage Q-band InP HEMT MMIC LNA

## CONCLUSION

In conclusion, we have described our development and establishment of a production worthy 0.1  $\mu\text{m}$  InP HEMT MMIC process on 75 mm InP substrates. The process has demonstrated consistent wafer to wafer performance and statistical control as well as outstanding state-of-art MMW LNA performance. As an example, Q-band MMIC LNAs fabricated using this process has achieved very high RF circuit yield of 80% on over 2000 tested circuits and over 17 fabricated wafers. We feel further enhancements in yield and manufacturability will be achieved in the future with improvements in gate recess etching, and backside processing.

## ACKNOWLEDGMENTS

The authors would like to acknowledge Loreene Samoska from JPL, Sam Esparza, Bruce Osgood, Mike Sholley, Greg Barber and Mike Larson for on-wafer and fixture testing of wafers and parts, Tim Naeole, Danny Li, Rosie Dia and members of the fabrication team for InP wafer fabrication. We would like to acknowledge Todd Gaier, Barry Allen and Jeff Elliott for the advice and guidance for this work. We would like to acknowledge the several key MMIC designers for their contribution including Mike Aust, Daisy Ingram, Matt Nishimoto and Huei Wang. The results published in this paper supported by TRW Internal Research and Development with a portion of

the data taken from MAFET Contract No. DAAL01-91-C0156 and JPL InP Contract No. NAS71260.

## **BIBLIOGRAPHY**

- [1] P. D. Chow et. al, "W-band & D-band Low Noise Amplifiers Using 0.1  $\mu\text{m}$  Pseudomorphic InAlAs/InGaAs/InP HEMTs", Proc. 1992 Int. Microwave Symp., Albuquerque, NM p. 807.
- [2] M. Wojtowicz et. al., "305 GHz FT Using 0.1 $\mu\text{m}$  Gate-Length Graded Channel Pseudomorphic In<sub>x</sub>Ga<sub>1-x</sub>As/In<sub>0.52</sub>Al<sub>0.48</sub>As HEMTs", IEEE Electron Device Letters 1994, p. 477
- [3] K. H. Duh et. al., "A Super Low-Noise 0.1  $\mu\text{m}$  T-gate InAlAs/InGaAs/ InP HEMT", IEEE Microwave and Guided Letters., 1991 p. 114.
- [4] L. D. Nguyen et. al. "650 $\text{\AA}$  self-aligned gate pseudomorphic AlInAs/GaInAs HEMTs", IEEE Electron Device Lett., 1993, p. 143
- [5] R. Lai et. al., "0.15  $\mu\text{m}$  InGaAs/AlGaAs/GaAs HEMT Production Process for High Performance V-band Power MMICs", GaAs IC Symposium Digest, San Diego, CA, 1995, p. 105.
- [6] H. Wang et. al., "Fully passivated W-band InGaAs/InAlAs/InP monolithic low noise amplifiers", IEEE Proc. Microwave, Antenna & Propagation, 1996
- [7] R. Lai et. al., "A High Performance and Low DC Power V-band MMIC LNA Using 0.1  $\mu\text{m}$  InGaAs/InAlAs/InP HEMT Technology", IEEE Microwave Guided Letters, Dec. 1993, p 447.
- [8] R. Lai et. al. "An InP HEMT MMIC LNA with 7.2 dB gain at 190 GHz", IEEE Microwave and Guided Wave Lett. Nov. 1998, p. 393.
- [9] R. Grundbacher et. al. "60 GHz InP Power HEMTs with 15  $\mu\text{m}$  x 25  $\mu\text{m}$  Dry-etched through substrate vias", to be presented at May 1999 Electrochemical Society's State-of-art Program on Compound Semiconductors.
- [10] R. Lai et. al. "D-band MMIC LNAs with 12 dB gain at 155 GHz fabricated on a high yield InP HEMT production process", 1997 IPRM Conference Proceedings, p. 241 (reprinted in Microwave Journal Sept. 1997 p. 166)
- [11] M. Nishimoto et. al., "High Performance D-band (118 GHz) Monolithic Low Noise Amplifier", to be presented in IEEE 1999 Microwave and MMW Monolithic Circuits Symposium, Anaheim, CA.
- [12] H. Wang et. al., "A 140 GHz monolithic low noise amplifier", IEEE Microwave and Guided Wave Lett., May 1995, p. 150