

A Novel Process for Reduced Dispersion Effects in AlGaIn/GaN HEMTs

James Gillespie, Antonio Crespo, Robert Fitch, Gregg Jessen, Derrick Langley,
Neil Moser, Dave Via, Matthew Williams, Mark Yannazzi

Air Force Research Laboratory
2241 Avionics Circle, Wright-Patterson AFB, Ohio

Keywords: AlGaIn/GaN, HEMT, Passivation, Dispersion

Abstract – Effects of early deposition of Si_3N_4 passivation on AlGaIn/GaN HEMTs have been studied as it relates to RF dispersion, breakdown voltage and X-band power. Two AlGaIn/GaN epitaxial wafers grown on SiC substrates together in one lot were used. These wafers were processed using a common process with one exception. One wafer had Si_3N_4 deposited before processing began while the other one was processed using a standard passivation process after gate deposition. The results show improved rf dispersion characteristics ($< 5\%$ I_{dss} reduction), higher breakdown voltages (40volts) and superior power results ($> 8.4\text{W/mm}$ @ 33% PAE) for the wafer which had early deposition of Si_3N_4 passivation.

I. Introduction

Military and commercial requirements for high power and high frequency amplifiers have driven the development of AlGaIn/GaN High Electron Mobility transistors. (HEMTs) However, this material technology has demonstrated large discrepancies in projected RF power measurements based on DC-IV measurements and actual RF power measurements. By using high-speed pulsed DC measurements I_{max} has been shown to collapse by as much as 70%. [1] Surface traps between the gate and the drain are thought to cause the device to effectively pinch-off during high-speed operation. [2] These traps can fill with electrons at device bias conditions and reduce sheet charge between the gate and drain of the device.

Passivating the device with silicon nitride has been shown to reduce the trapping affects and dispersion but not completely eliminate it. It has been reported that post-deposition annealing of silicon nitride (Si_3N_4) improves its electrical properties as a gate dielectric in some devices. [3] This work focuses on improving the silicon nitride-to-AlGaIn interface for better pinning of the surface states by using a passivation first process, which includes a post-deposition anneal.

II. Experiment

Material used in this experiment was grown on SiC wafers using Metal Organic Chemical Vapor Deposition (MOCVD). Both wafers were grown together. Mobility and Sheet charge were $1000\text{-}1200\text{ cm}^2\text{ V}^{-1}\text{ sec}$ and $1 \times 10^{13}\text{ cm}^{-2}$, respectively. In order to make direct comparisons, both wafers were processed together when possible. One wafer had Si_3N_4 deposition performed as the first step. Then both wafers went through a mesa etch step. This was performed using a chlorine based Inductively Coupled Plasma (ICP) etch tool to etch 500\AA into the GaN buffer. For the Si_3N_4 1st sample the Si_3N_4 was first removed using Freon 14 Reactive Ion Etch (RIE) process. Both wafers went through ohmic lithography together. The Si_3N_4 1st sample had the Si_3N_4 removed just prior to ohmic metalization. A gate footprint window was etched in the Si_3N_4 prior to ohmic alloy. Both wafers were alloyed using a nitrogen environment rapid thermal process of 850°C for 30 seconds. After ohmic alloy the wafers were processed together for optical gates. Figure 1 shows a

gate cross-section of the Si_3N_4 1st process. The gate footprint for this process is $0.8\mu\text{m}$




Figure 1. Silicon Nitride 1st processed gate cross-section

III. Measurements and Results

Devices on both wafers were measured for DC and RF parameters using cascade probes with an HP8510C Vector Network Analyzer and an HP4142 parameter analyzer. Pulsed DC IV measurements were made using an Accent Dynamic IV Analyzer. (DIVA) All pulse measurements used $0.2\mu\text{s}$ wide pulses separated by 2 ms. Power measurements were made using an on wafer Murray load pull system. Sheet and contact resistances were obtained from the Transfer Length Method (TLM) measured using a Keithley 450 Parametric Analyzer. Sheet resistance for both wafers was $355\ \Omega/\text{sq}$. Contact resistance increased for the Si_3N_4 first processed wafer from $0.43\ \Omega\text{-mm}$ to $0.633\ \Omega\text{-mm}$. Three terminal breakdown voltage was measured to be 80 volts for both wafers at $1\text{mA}/\text{mm}$ at $V_g = -6\text{v}$. Figure 2 shows a decrease in dispersion as well as an increase in I_{dss} for the Si_3N_4 1st sample. Gate leakage was reduced by a factor of 2 for the devices processed using the Si_3N_4 1st process and is shown in Figure 3. F_t values were 15GHz for the silicon nitride first process and 10GHz for the standard processed wafer. F_{max} values were 25GHz and 35GHz respectively. Power results showed a dramatic improvement between the standard process and the experimental process. Figure 4 shows the results of load pull measurements for this process. This result

was $8.4\text{W}/\text{mm}$ compared to the standard processed wafer of $2.4\text{W}/\text{mm}$. All power measurements were taken at 8.5GHz.




Figure 2. DC vs pulsed IV for Si_3N_4 1st and standard processed devices. Pulsed bias conditions $V_{\text{ds}} = 20\text{v}$, $V_{\text{gs}} = -7\text{v}$




Figure 3. Boxplots of gate leakage measured on standard and experimental processed wafer




Figure 4. Pout and efficiency as a function of available input power for silicon nitride 1st process.

The improved F_t values were a result of a smaller gate length for the improved Si_3N_4 1st process. This is a result of being able to define a smaller gate footprint in the Si_3N_4 film. The reduction in F_{\max} was due to the overlap of the gate on the Si_3N_4 . This effectively created a field plate device and increases C_{gs} which reduces F_{\max} . When electron beam defined devices are processed using this technique a better comparison will be made as to the effects of frequency improvement.

IV. Conclusion

We presented results from a novel AlGaIn/GaN HEMT process. This process made use of depositing Si_3N_4 on the surface of the AlGaIn prior to device processing. This allowed the AlGaIn surface and Si_3N_4 to go through the ohmic alloy process together. This 850°C process is assumed to have created a better interface and reduced RF dispersion. The gate footprint was defined in the Si_3N_4 film prior to ohmic alloy. The alloy was believed to reduce the etch damage prior to schottky metal deposition. The resulting devices were shown to have, in addition to improved dispersion, increased drain current, reduced gate leakage and over 3.5 times improved power measurements.

V. Acknowledgements

The authors would like to acknowledge Dr Gerald Witt from the Air Force Office of Scientific Research for research funding, Joe Breedlove for metalization, Paul Cassity for silicon nitride deposition and etch processing and Josh Wiedemann for load pull measurements.

References

- [1] Fitch RC, Gillespie JK, Via GD, Agresta D, Jenkins TJ, Jessen G, et. al. Effect of Silicon Nitride PECVD Growth on AlGaIn/GaN HEMT Dispersion and Breakdown Characteristics. ECS Fall 2004
- [2] Vetry R, Zhang N, Keller S, Mishra U "The Impact of Surface States on the DC and RF Characteristics of AlGaIn/GaN HFETs", IEEE Trans on Electron Devices, Vol. 48, No. 3, March 2001
- [3] Lin W, Dong P, Choi S, Zhou M, Ang T C, Ang C H, Lau W, Ye J "Effects of Post-Deposition Anneal on the Electrical Properties of Si_3N_4 Gate Dielectric", IEEE Electron Device Letters, Vol. 23, No. 3, March 2002

