Compound Semiconductors Industry Benchmark Study

Oded Tal – C.E.O. Ariel Meyuhas – C.O.O

MAX International Engineering Group 432 Homans Ave. Closter NJ, 07624 Tel: (201) 750-7888 Fax: (201) 750-8849

Email: benchmark@maxieg.com

Keywords: Industry Benchmark, Cycle Time, Resource Utilization, Operational Controls

Abstract	☐ Maintenance		
	□ Systems		
The purpose of benchmarking is to measure ourselves against our peers or competitors and to learn from the different ways other organizations are approaching similar and sometime identical problems.	To validate the data we conducted site visits in eac participant's fab and went on an extensive fab tour t authenticate the data on the floor. Following is the List of		
The article will give an overview of the benchmark study finding, providing a high level summary of some key indicators, this can serve as the template for fabs that want to improve their performance to check their current parameters against.	parameters we looked at. CAPACITY		
then performance to check their current parameters against	□ WSPM vs. Fab Layout type		
Introduction	□ Bottleneck Max Demonstrated Utilization		
INTRODUCTION	□ Bottleneck Max Demonstrated OEE		
The comic and vators industry is a year, avaliant any incomment			
The semiconductors industry is a very cyclical environment,	WSPM per gross sq. ft.Test wafers to Product Wafers Ratio		
and the last five years have thrown the compound			
semiconductors segment into a cyclical whirlwind. While every company is working to find an edge on the technology	☐ Current run rate vs. maximum run rate ☐ Production wafers to R&D wafers ratio		
side, it is important for the industry as a whole to improve	☐ Wafer edge exclusion by wafer size and technology		
operation levels to be able to compete with Silicon	Processing tool to test/measurement tools ratio		
companies. Operational excellence, which is the key to	# of tools per sq. ft		
success, is always achieved by learning from other people			
successes and failures. The best way to learn is to	# of tool types per sq. ft		
benchmark yourself to others in the industry. MAX I.E.G.			
conducted a benchmark study that includes five different			
companies in the compound semiconductors arena.	☐ Tools to tool type ratio ☐ Front side processing to backside processing sq. ft.		
companies in the compound semiconductors arena.	☐ Front side processing to backside processing sq. ft. ratio		
We will highlight only a handful of high level indices in this	☐ WSPM vs. clean room area usage efficiency		
article and although we plan to share many more in the	□ WSPM per net bay sq. ft.		
presentation, only the study participants will receive a full	☐ Max Layers/Alignments per week		
analysis of all indicators based on the results and compared			
to their position in the industry.	Cost		
OVERVIEW OF INDICATORS	☐ Cost per wafer by technology type and wafer size		
	☐ Wafer Cost per sq. ft.		
We sent the participants a detailed questioner that served as	☐ Cost per photo layer		
a base for calculating eighty four different parameters in the	☐ Revenue per employee		
following categories:	☐ Training \$ per Operator		
	☐ Cost Fraction due to labor		
☐ Capacity	☐ Cost Fraction due to material		
□ Cost	☐ Cost Fraction due to equipment support		
□ Yield	 Cost Fraction due to depreciation 		
☐ Cycle Time	☐ Cost Fraction due to facilities		
□ Productivity	☐ Cost Fraction due to other charges		

	Maintenance Cost of Total Operational Cost		Mask Layers / DL / Day	
	Process Eng. Cost of Total Operational Cost		r	
		□ Net production time per shift		
YIELD		☐ Available production time per week		
		□ DL / IDL ratio		
	Average Line Yield per layer	☐ Engineers / Tool type ratio		
	End to End Fab Yield		DL headcount vs. layout type	
	Average # of Inspection steps to average total steps			
	by technology ratio	MAINTI	ENANCE	
	Average Scrap per 1000 wafer start			
	Wafer Breakage to wafer starts ratio		Average Bottleneck Utilization	
	Wafer breakage per mask layer		Max Bottleneck Utilization	
	Defect Density		Min Bottleneck Utilization	
	Electrical Test Yield		PM compliance	
	Final Visual Inspection Yield		Dedicated Maintenance Management System	
	Scratches per sq.in or sq. cm		(CMMS or through MES)	
	Scratches per Wafer Start			
	Mechanical yield loss events per week	SYSTEM	IS	
	Mechanical yield loss events per layer			
	Scrap per 1000 Alignments/Layers		Fab MES System	
			 Dispatch Rules used 	
CYCLE'	ГІМЕ		 paperless 	
			 MES modules used 	
	Average CT per mask layer		Fab automation Level	
	X Factor by technology		Formal Continuous Improvement program	
	Fraction of cycle time that is hold time			
	WIP that proceeds through line with no holds			
	WIP that requires no special processing	OVERV	EW OF KEY RESULTS	
	Cycle time per mask layer vs. fab Layout type	For eac	h parameter or indicator we calculated the study Best	
	Goal CT to mean CT ratio		and Average, and added an average number from a	
	Average % to mix (monthly based on the last 6		of similar equipped fab in the Si world among our	
	months)	clients.		
	Average % to volume (monthly based on the last 6			
	months)	Рното	MAX DEMONSTRATED OEE	
	Finished wafers to WIP ratio			
	Average wafers on hold	Definiti	on: OEE - Overall Equipment Effectiveness = % of	
			tool is busy producing sellable goods at the max	
Produc	CTIVITY		cal run rate (OEE = Availability X Operational	
		Efficier	cy X Rate of Quality)	
	Moves per DL Hour			
	Operator to Supervisor Ratio	Bes	st Average Worst Si	
	DL to Tool Ratio	80.0		
	Maintenance Tech to tool Ratio			
	New Operator Training period			
	Employee Attrition Rate	WSPM	PER GROSS 1000SQ.FT (4" EQUIV)	
	Shift Structure	W 51 WI	1EK GKO33 10005Q.1 1 (4 EQ01V)	
	WSPM / DL ratio	Definiti	on: Total wafer start per month divided by Gross	
	WSPM / Process Engineers ratio		icluding bay, chase and all other support areas	
	WSPM / Equipment Engineers ratio	space II	icidents bay, chase and an other support areas	
	WSPM / Maintenance Technicians ratio	De	st Average Worst Si	
	WSPM / Process Technicians ratio	Bes		
	WSPM / IT employees ratio	75 <i>-</i>	4 <u>265</u> 5 810	
	WSPM / IE employees ratio	_		
	WSPM / Managers ratio	Fab lo	ΓSIZE	
	WSPM / Facilities employees ratio			
	WSPM / PC employees ratio	Definition: Average Fab lot size		

Best	Average	Worst	Si
20	14	6	24

AVERAGE CT PER MASK LAYER

Definition: Average cycle time (days) per technology divided by the average number of layers across all running technologies (mix weighted)

Best	Average	Worst	Si
1.74	4.37	11.23	1.30

X FACTOR BY TECHNOLOGY

Definition: X times the theoretical CT weighted by technology

Best	Average	Worst	Si
2.2	6.3	12.5	2.5

END-TO-END FAB YIELD

Definition: Average number of wafers that complete final die visual inspection divided by the average wafer starts per period

Best	Average	Worst	Si
89.6%	69.4%	30.4%	90%

REWORK RATE

Definition: Ratio of rework moves to total fab volume

Best	Average	Worst	Si
1.30%	3.69%	5.00%	0.50%

AVERAGE # OF INSPECTION STEPS TO AVERAGE TOTAL STEPS

Definition: Average number of visual inspections divided by the average number of steps weighted by technology

Best	Average	Worst	Si
10.30%	24.45%	40.00%	10.00%

MOVES PER DL HOUR

Definition: the Average number of fab moves performed per operator/direct labor employee hour

Best	Average	Worst	Si
26.27	17.53	5.23	30.00

OPERATORS TO SUPERVISOR RATIOS

Definition: The average number of operators per supervisor (include shift mgrs) across all shifts

Best	Average	Worst	Si
6.0	11.0	14.5	15.0

CONCLUSIONS

While the companies participating are of different sizes and cultures they are a good representation of the III-V industry. We learned that in many cases the difference in operating maintenance, engineering, and fab management is due more to the nature of the organization and not necessarily to technology. If any we learned that improving any parameter across the board will be best correlated to the cumulative motivation of the organization to improve, rather then to technology size budget or any physical obstacle. We clearly see that some fabs meet the Si average and our conclusion is that as an industry we can improve to operate on the Si efficiency levels and to remain competitive we clearly should.

ACKNOWLEDGEMENTS

The authors would like to thank the representatives from all the participants for all their hard work and support.