

HfO₂-based Metal-Oxide-Semiconductor Capacitors on n-InGaAs Substrate with a Thin Germanium Passivation Layer

Hyoungh-Sub Kim^{a)}, I. Ok, M. Zhang, F. Zhu, S. Park, J. Yum, S. Koveshnikov^{*}, W. Tsai^{*}, V. Tokranov^{**}, M. Yakimov^{**}, S. Oktyabrsky^{**}, and Jack C. Lee

^{*}Intel Corporation, Hillsboro, Oregon 97124, ^{**}The University at Albany-SUNY, New York 12203, Dept. of Electrical Engineering, The University of Texas at Austin, Austin, Texas 78758
^{a)} email: hskim1997@mail.utexas.edu, phone: 512-471-1627

Keywords: InGaAs, GaAs, MOSCAP, HfO₂, Passivation, Capacitance, Ge

Abstract

The effect of a germanium (Ge) interfacial passivation layer (IPL) on the capacitance-voltage (C-V) and current density-voltage (J-V) characteristics of TaN/HfO₂/Ge/n-InGaAs metal-oxide-semiconductor capacitors (MOSCAPs) were studied. In comparison to MOSCAPs on GaAs, the results from the accumulation region were quite similar, while the C-V curves in the inversion region were substantially different owing to the different energy bandgap. By using 8 ~ 10 Å Ge IPL and 60~70 Å HfO₂, MOSCAPs on InGaAs exhibited an equivalent oxide thickness (EOT) of ~ 11 Å and gate dielectric leakage current density (J_g) of ~ 10⁻⁵ A/cm² at V_g-V_{FB}=1 V with good C-V frequency dispersion, whereas poor electrical characteristics were obtained from the devices without a thin Ge IPL. These results show that a thin Ge IPL in optimal conditions passivates InGaAs surface effectively and provides a high quality interface.

INTRODUCTION

One of the most challenging issues in III-V compound semiconductor devices is the lack of stable nature gate oxide like SiO₂ on Si substrate [1]. Recently, by employing silicon (Si) or germanium (Ge) interfacial passivation layers (IPL), remarkable results such as small capacitance-voltage (C-V) frequency dispersion, low D_{it}, and a thin equivalent oxide thickness (EOT) with low dielectric leakage currents have been achieved on GaAs substrate [2-3]. There has been very little work on InGaAs MOSCAPs with physical vapor deposition (PVD) Ge and HfO₂, although a Ge IPL and HfO₂ dielectric have shown the possibility of effectively passivating GaAs surface to prevent it from Fermi level pinning and to provide excellent gate dielectric scalability from GaAs MOSCAPs. In this work, we present TaN/HfO₂ MOSCAPs on molecular beam epitaxy (MBE)-grown n-InGaAs layer using a thin Ge IPL.

DEVICE FABRICATION

Figure 1 shows the schematic structure of an InGaAs layer epitaxially grown on a n-GaAs substrate. The doping

concentration of Si-doped In_{0.2}Ga_{0.8}As was 1.0 × 10¹⁸/cm³, which was higher than that of GaAs used in this work (2.0 × 10¹⁷/cm³). Ge/HfO₂/TaN gate stacks were prepared by RF (Ge) and DC (HfO₂ and TaN) sputtering on the chemically cleaned (HCl + (NH₄)₂S) n-type GaAs and InGaAs samples. Post-deposition annealing (PDA) was performed at 600 °C in a N₂ (5% O₂) ambient. A gate electrode was patterned using photolithography and reactive ion etching, and the Ohmic backside contact was formed using AuGe/Ni/Au.






Fig. 1. The schematic structure of an InGaAs layer

RESULTS AND DISCUSSION

Figure 2 shows C-V curves with varying frequencies of the InGaAs MOSCAPs with (2a) and without (2b) a Ge IPL including the inset showing the J-V curves. In accumulation regime, higher capacitance (i.e. thinner EOT), smaller frequency dispersion and smaller J_g were obtained from the device with a Ge IPL compared to those without an IPL as in GaAs MOSCAPs [3]. Figure 3 compares C-V and J-V curves of InGaAs (3a) and GaAs (3b) MOSCAPs with an optimum Ge IPL. Both devices went through the same fabrication processes such as a surface preparation, Ge IPL, HfO₂ (~75 Å), PDA, TaN for a fair comparison. In the accumulation region, almost similar results (EOT of ~ 13 Å, J_g of ~ 10⁻⁶ A/cm²) were obtained. The interface state densities (D_{it}) calculated using the conductance method for InGaAs and GaAs MOSCAPs were ~4.8 × 10¹² and ~ 3 × 10¹² cm⁻²eV⁻¹, respectively.




(a) MOSCAPs with a Ge IPL on InGaAs




(b) MOSCAPs without a Ge IPL on InGaAs

Fig. 2. C-V curves with varying frequencies ($t_{\text{HfO}_2} \sim 60\text{-}70\text{\AA}$). The inset illustrates J-V curve.



(a) MOSCAPs with a Ge IPL on InGaAs



(b) MOSCAPs with a Ge IPL on GaAs

Fig. 3. C-V curves with varying frequencies ($t_{\text{HfO}_2} \sim 70\text{-}80\text{\AA}$). The inset illustrates J-V curve

Table I summarizes electrical properties according to process conditions. Similar to GaAs MOSCAPs [4], the results from InGaAs MOSCAPs show that a too thin Ge IPL causes large frequency dispersion indicating a poor interface quality and that a too thick Ge IPL results in smaller capacitance, which indicates a poor interface quality and/or a contribution of Ge itself as a part of dielectrics. However, the devices with optimal Ge thickness (8-10 Å) and PDA condition (600 °C 40 s) show excellent C-V and J-V characteristics representing a high quality interface. In the inversion regions, C-V curves of the MOSCAPs with and without a Ge IPL on InGaAs are striking. It is worth mentioning that as Ge thickness increases and/or PDA time at a fixed temperature lengthens, the inversion capacitance becomes larger (see $C_{\text{inv}}/C_{\text{acc}}$ ratios in table I). It can be explained that during process, Ga, As and/or In can out-diffuse leaving vacancies or antisite defects at the InGaAs side of the interface [5], which in turn act as recombination-generation centers, and the outdiffusion of As or Ga seems to be enhanced by a Ge layer because of the formation of an energetically favorable GeAs layer [5]. Those process-induced defects do not seem to significantly affect interface quality in the case of optimum conditions (optimal Ge thickness and PDA condition), considering the results from an optimum condition, but might deteriorate interface quality and junction leakage in metal-oxide-semiconductor field effect transistors as the Ge thickness increases and the PDA conditions become stronger. The high temperature (100 °C) measurement exhibited considerably increased inversion capacitance at the fixed frequencies indicating more minority carrier generation through these defects (Data are not shown here).

TABLE I
C-V CHARACTERISTICS OF INGAAS MOSCAPS ACCORDING TO VARYING CONDITIONS

GeIPL	PDA	Accumulation Cp (fF)&EOT(Å) @2V&1MHz	InversionCp (fF) @0.5V&1MHz	$C_{\text{inv}}/C_{\text{acc}}$ (%)	Frequency Dispersion : % (%)	Frequency Dispersion : ΔV_{fb} (mV)
-0Å	50°C,30s	165(23)	28	17	487	30
	60°C, 40s	213(17)	30	14	352	20
	60°C,180s	249(14)	132	53	181	150
-23Å	60°C, 10s	255(11.4)	98	32	169	120
	60°C, 40s	238(11.5)	136	46	126	80
	60°C,300s	273(12.4)	145	53	117	40
-8-10Å	60°C, 10s	289(11.2)	181	63	91	70
	60°C, 40s	37(10.6)	26	68	76	30
	60°C,300s	259(13.1)	197	76	10	50
-30Å	60°C, 10s	219(17.6)	170	81	96	20
	60°C, 40s	170(23.4)	134	79	1	40
	60°C,300s	132	116	88	61	-

CONCLUSIONS

Using a Ge IPL on a MBE-grown InGaAs layer, a high-quality interface between HfO₂ and InGaAs surface has been implemented, leading to ultra-thin EOTs, excellent C-V frequency dispersion characteristics and low dielectric leakage current.

ACKNOWLEDGEMENTS

This work was partially supported by Intel Corporation.

REFERENCES

- [1] S. Tiwari et al., "Unpinned GaAs MOS Capacitors and Transistors," IEEE EDL, vol. 9, No. 9, pp. 488, 1988
- [2] I. Ok et al., "Self-Aligned n- and p-channel GaAs MOSFETs on Undoped and P-type Substrates Using HfO₂ and Silicon Interface Passivation Layer," IEEE IEDM 2006, pp. 829, 2006
- [3] H.-S. Kim et al., "Ultrathin HfO₂ (equivalent oxide thickness=1.1nm) metal-oxide-semiconductor capacitors on n-GaAs substrate with germanium passivation," Appl. Phys. Lett., 88, pp. 252906, 2006
- [4] H. S. Kim et al., "The effect of Germanium Interfacial Layer Thickness on Electrical Characteristics of HfO₂ MOSCAP on GaAs substrate," 2006 SISC Conf. Digest, p. 28, 2006
- [5] R. Bauer et al., "Surface process controlling MBE heterojunction formation: GaAs(100)/Ge interface," J. Vac. Sci. Technol., 21(2), p.491, 1982

ACRONYMS

MOSCAP: Metal-Oxide-Semiconductor Capacitor
IPL: Interfacial Passivation Layer
C-V: Capacitance-Voltage
J-V: Current Density-Voltage
PDA: Post-Deposition Annealing
EOT: Equivalent Oxide Thickness
PVD: Physical Vapor Deposition
MBE: Molecular Beam Epitaxy

