## **Processing Methods for Low Ohmic Contact Resistance in AlN/GaN MOSHEMTs**

K. Chabak, A. Crespo, D. Tomich, D. Langley, V. Miller, M. Trejo, J.K. Gillespie, G.D. Via

Sensors Directorate, Air Force Research Laboratory Wright-Patterson Air Force Base, Ohio 45433

A.M. Dabiran, A.M. Wowchak, B. Cui, P.P. Chow SVT Associates, Inc. Eden Prairie, Minnesota 55344

## Keywords: AIN, HEMT, MOSHEMT, ALD, Ohmic Contacts

## Abstract

In this work, we demonstrate various ohmic contact formation processes using an AlN/GaN (MOS)HEMT structure with an aluminum oxide gate dielectric formed by ALD. The MO-SHEMT structure is advantageous because the thin oxide layer protects the ultra-thin (~3 nm) AlN barrier against exposure to the processing chemicals. Contact resistance values as low as 0.457  $\Omega$ ·mm are reported on TLM structures. The corresponding devices exhibited excellent electronic transport properties with room temperature mobility  $\mu > 1000 \text{ cm}^2/\text{V}\cdot\text{s}$  and sheet carrier concentration  $n_s > 3.25 \text{ x} 10^{13} \text{ cm}^{-2}$ . These are the lowest contact resistance values obtained for AlN/GaN HEMTs in the high mobility range (> 1000 cm<sup>2</sup>/V·s).

## INTRODUCTION

Al(Ga)N/GaN HEMTs have proven to be a breakthrough technology for high-speed, high-power electronics [1]. The conventional AlGaN/GaN layer structure offers several advantageous metrics such as high RT mobility, high saturation velocity, and ultra-thin barrier scaling to obtain exceptional cutoff frequencies. However, the 2DEG charge density is limited by the polarization-induced electric field which presents a challenge to increase the drain-source current for high-power applications.

By eliminating gallium in the barrier layer, all-binary AlN/GaN HEMTs are theoretically superior to any other III-V nitride-based heterostructure [2]. The reason is attributed to the maximum possible spontaneous and piezoelectric difference between the epitaxial AlN barrier and underlying GaN [3]. As a result, several record device performance parameters have been reported: sheet carrier densities > 4 x  $10^{13}$  cm<sup>-2</sup> [4] (theoretical limit: ~6 x  $10^{13}$  cm<sup>-2</sup>), sheet resistance values as low as ~100  $\Omega/\Box$  [4], output current density > 2.3 A/mm [5], and cutoff frequency over 105 GHz [6],[7].

The AlN barrier can be scaled to ultra-thin barriers due to the large polarization difference of AlN/GaN; thus, reducing short channel effects and increasing frequency performance [8]. Studies have shown strain relaxation in AlN/GaN HEMTS occurs for barrier thicknesses > 60 Å, and device results have been reported for AlN barriers as thin as 23 Å [9]. According to [8], this translates to realistically surpassing W-band cutoff frequencies without adverse short-channel effects.

Despite many AlN barrier advantages, there are some drawbacks worth noting. Among them, ultra-thin AlN barriers are very susceptible to gate leakage and channel depletion due to surface effects. As a solution, a MOSHEMT device structure was implemented with an aluminum oxide dielectric layer deposited above the AlN barrier. High-*k* dielectrics such as aluminum oxide are preferred to minimize both the resultant shift in threshold voltage, V<sub>T</sub>, and decrease in transconductance,  $g_m$  [10]. A thin GaN cap layer (~10 Å) was also grown above the AlN barrier to reduce both surface oxidation and the ohmic Schottky barrier height [11]. A representative AlN/GaN MOSHEMT device cross section is shown in Fig. 1.



Fig. 1: Representative AIN MOSHEMT device structure crosssection.

Unfortunately, the highly anticipated theoretical operating limits are often affected by poor ohmic contact resistance. The primary contribution remains under investigation; however, various semiconductor processing chemicals such as developers (i.e.: AZ400K) are known to degrade and slowly etch AlN [12]. Using the MOSHEMT device structure is advantageous as the AlN remains unexposed during processing with the exception of ohmic contact formation. This paper investigates processing techniques for removing the alumina dielectric prior to ohmic metallization to form low ohmic contact resistance.

	TABLE 1	
	SUMMARY OF PROCESSED SAMPLES	
/ AINI	Pro motel din	A 1.0

Sample ID	Alumina thick. (Å)	GaN cap / AlN barrier thick. (Å)	Pre-metal dip (sec)	Substrate	Alumina Etch Type	Time (sec)	Etch Details
А	150	10/27	30	Sapphire	Dry Etch - ICP	25	BCl <sub>3</sub> /Cl <sub>2</sub>
В	150	10/27		Sapphire	Wet Etch	30	1:1 BOE:H <sub>2</sub> O
С	150	10/27		Sapphire	Dry Etch - ICP	10	BCl <sub>3</sub> /Cl <sub>2</sub>
D	40	10/35		6H-SiC	Dry Etch - RIE	120	CF <sub>4</sub> /CHF <sub>3</sub>

## **REVIEW OF ALN HEMT OHMIC CONTACT PROCESSING**

Low ohmic contact research for AlN/GaN HEMTs has uncovered interesting developments. Recently, the Univ. of Notre Dame group observed that obtaining low ohmic contact resistance is dependent on the quality of the AlN thinfilm (measured in terms of carrier mobility). They obtained ultra-low contact resistance of ~0.3  $\Omega$ ·mm on AlN with ~300  $cm^2/V \cdot s$  mobility and > 1  $\Omega \cdot mm$  on AlN with > 1000 cm<sup>2</sup>/V·s mobility [6]. Wang, et. al., further discovered diffusion stems developed in the AlN layer forming large TiN "spikes" in the GaN buffer layer. The Ti/AlN reaction was restricted by a nucleation barrier, and electrons were capable of tunneling through the AlN barrier. Ohmic contact resistance as low as 0.455  $\Omega$ ·mm was obtained using a Ti/Al/Mo/Au ohmic metal stack on a 3-nm AlN barrier, but the carrier mobility was not reported [11]. In this paper, we report 0.457 Ω·mm ohmic contact resistance on TLM structures with locally tested carrier mobility > 1000 cm<sup>2</sup>/V·s.

## FABRICATION AND EXPERIMENT

AIN/GaN HEMT structures were grown on c-plane sapphire and semi-insulating 6H-SiC in a MBE system equipped with an RF nitrogen plasma source (SVTA-RF45). The growth process started with surface preparation at high temperatures by either removing the surface oxides, in the case of SiC, or nitridation using RF plasma source, in the case of sapphire, followed by the growth of a thin AlN nucleation layer. Next, 3 µm of low-defect GaN buffer was grown. A relatively low dislocation density (~  $1 \times 10^9$  cm<sup>-2</sup>) in these films was confirmed previously by both etch pit density measurements, using AFM, and by TEM. Finally, the AlN/GaN active layer was formed by growing a thin (3-4 nm) AlN layer at about 700 °C. The epitaxial structure was finished by depositing ~1 nm of protective undoped GaN cap-layer. The AlN/GaN surface was further protected by growing a 4-15 nm Al<sub>2</sub>O<sub>3</sub> laver formed by ALD in a separate vacuum chamber.

AlN/GaN MOSHEMT devices were fabricated using conventional processing techniques. Mesa isolation was performed using a standard BCl<sub>3</sub> recipe in a PlasmaTherm 770 ICP system. A Ti/Al/Ni/Au ohmic metal stack was evaporated and annealed in a nitrogen environment. Two-finger Ni/Au gates were deposited with a gate length variation from 1  $\mu$ m (optical) to 150 nm using electron-beam lithography. The devices were passivated with 1000 Å PECVD SiN deposited at 300°C.

Sample preparation varied prior to ohmic metal deposition. For each sample, ohmic contact lithography was performed using an SF11/1805 photoresist stack followed by a two-minute oxygen plasma ash to remove residual photoresist. The alumina dielectric was etched prior to depositing ohmic metal. A summary of the etch techniques is shown in Table 1. Dry and wet etch rates were calibrated on samples with thick ALD alumina grown on silicon and analyzed using a Zygo Interferometer. One sample was also dipped in a pre-metallization solution of 1:1 HCl:H<sub>2</sub>O before depositing ohmic metal.

## RESULTS AND DISCUSSION

Ohmic contact resistance measurements were obtained from TLM device structures using a Keithley 450 parameter analyzer. Test results, shown in Fig. 2, clearly indicate that Sample C processing methods produced the best results with an average of 0.59  $\Omega$ ·mm (14% std. deviation). Several reticles measured below 0.50  $\Omega$ ·mm with the lowest R<sub>C</sub> measuring 0.457 (with > 99.9% fit accuracy) on Sample C. Sample D yielded very high resistance indicating either the alumina was not etched or the RIE etch damaged the 2DEG.



# Fig. 2: Wafer map view of ohmic contact resistance measurements for each quarter sample.

Sample C was further characterized due to its excellent ohmic contact resistance. On-wafer RT Hall measurements were performed for select reticles to investigate the relationship between low ohmic contacts and AlN thin-film carrier mobility. Measurements were conducted on passivated Van der Pauw PCM structures located near the TLM test structure in each reticle. A TEM cross section was also obtained to verify the layer thickness shown in Fig. 3.

![](_page_2_Figure_1.jpeg)

Fig. 3: TEM image of layer cross-section for Sample C.

Hall measurements were used to verify that low ohmic contacts were achieved with carrier mobility > 1000 cm<sup>2</sup>/V·s. Very high sheet carrier densities were also recorded exceeding 3.25 x 10<sup>13</sup> cm<sup>-2</sup> along with excellent sheet resistance values of ~161  $\Omega/\Box$ . The dependence of carrier mobility and contact resistance was not apparent during this experiment. The results of select reticles from Sample C are plotted in Fig. 4.

![](_page_2_Figure_4.jpeg)

Fig. 4: Contact resistance as a function of room temperature mobility for select reticles of Sample C.

The pre-metallization etch profile was studied with limited success. A TEM image, shown in Fig. 5, confirmed the alumina dielectric, GaN cap, and nearly the entire AlN layer were affected by either the ICP etch or alloy in Sample C (reticle with  $R_c = 0.457 \ \Omega$ ·mm). TEM chemical analysis did not detect any aluminum at the contact interface despite the excellent contact resistance of the sample. We postulate that the AlN layer was etched so thin it was not detectable, and the surface was rough to allow intermittent contact of the annealed metal to the 2DEG channel.

![](_page_2_Figure_8.jpeg)

Fig. 5: TEM image of the ohmic metal and semiconductor interface for Sample C indicating the alumina, GaN cap and nearly all the AlN was etched prior to depositing ohmic metal.

Two-finger MOSHEMT transistor structures were tested on Sample C. DC I-V characterization, shown in Fig. 6, revealed ~1.1 A/mm drain-source current and an extrinsic transconductance of 246 mS/mm for e-beam T-gates with L<sub>G</sub> = 250 nm. For  $L_G$  = 150nm, the average cutoff frequency,  $f_t$ , and maximum frequency, fmax, were 25 GHz and 22 GHz, respectively. The gate was biased up to +4 V; however, beyond +2 V we noticed thermal effects. It is worth noting that despite excellent device parameters the open channel current remained below 1 A/mm, and the buffer isolation current was unusually high. More research is necessary to determine the underlying issue that prevents the device from reaching theoretical limits. If these material parameters can be repeated,  $\mu > 1100 \text{ cm}^2/\text{V} \cdot \text{s}$ ,  $n_{\text{S}} > 3.25 \text{ x} 10^{13} \text{cm}^{-2}$ ,  $R_{\text{SH}} <$ 165  $\Omega/\Box$ , and R<sub>C</sub> < 0.5  $\Omega$ ·mm, potentially record-breaking device performance can be demonstrated .

![](_page_2_Figure_11.jpeg)

Fig. 6: DC I-V curves for Sample C showing drain-source current of  $\sim$ 1.1 A/mm and extrinsic transconductance of 246 mS/mm.

## CONCLUSIONS

Various ohmic contact processes were presented using an AIN MOSHEMT device layer structure. Low ohmic contact resistance was demonstrated using a timed low-power ICP etch of the ALD alumina layer prior to ohmic metallization. Devices showed low ohmic contact resistance of 0.457  $\Omega$ ·mm with excellent mobility, sheet charge density, and sheet resistance. Such devices are capable of high performance for future W-band and millimeter-wave applications.

## ACKNOWLEDGEMENTS

The authors would like to thank Joe Breedlove and Paul Cassity for assisting with metal deposition and material etching and Tim Cooper for obtaining Hall measurements for the samples. This collaborative effort with SVTA was partially supported by DoD grants # W911QX-06-C-0083 and #W911NF-06-C-0190.

## REFERENCES

- U.K. Mishra, L. Shen, T.E. Kazior, W. Yi-Feng, "GaN-Based RF Power Devices and Amplifiers," *Proceedings of the IEEE*, vol.96, no.2, pp.287-305, Feb. 2008.
- [2] J. Kuzmik, "InAlN/(In)GaN high electron mobility transistors: some aspects of the quantum well heterostructure proposal," Semiconductor Science and Technology, v. 17, pp. 540-544, 2002.
- [3] C. Wood and D. Jena, Polarization Effects in Semiconductors: From Ab Initio Theory to Device Application. Berlin, Germany: Springer-Verlag, 2007, p. 522.
- [4] A. M. Dabiran, A. M. Wowchak, A. Osinsky, J. Xie, B. Hertog, B. Cui, D. C. Look, and P. P. Chow, "Very high channel conductivity in lowdefect AlN/GaN high electron mobility transistor structures," Appl. Phys. Lett. 93, 082111 (2008).
- [5] T. Zimmermann, D. Deen, Cao Yu, J. Simon, P. Fay, D. Jena, H.G. Xing, "AlN/GaN Insulated-Gate HEMTs With 2.3 A/mm Output Current and 480 mS/mm Transconductance," *IEEE Electron Device Letters*, vol.29, no.7, pp.661-664, July 2008.

- [6] N. Onojima, N. Hirose, T. Mimura, T. Matsui, "Ultrathin AlN/GaN heterostructure field-effect transistors with deposition of Si atoms on AlN barrier surface," Appl. Phys. Lett. 93, 223501 (2008).
  [7] M. Higashiwaki, T. Mimura, T. Matsui, "AlN/GaN Insulated-Gate
- [7] M. Higashiwaki, T. Mimura, T. Matsui, "AIN/GaN Insulated-Gate HFETs Using Cat-CVD SiN," *IEEE Electron Device Letters*, vol.27, no.9, pp. 719-721, Sept. 2006.
- [8] G.H. Jessen, R.C. Fitch, J.K. Gillespie, G. Via, A. Crespo, D. Langley, D.J. Denninghoff, M. Trejo, E.R. Heller, "Short-Channel Effect Limitations on High-Frequency Operation of AlGaN/GaN HEMTs for T-Gate Devices," *IEEE Transactions on Electron* Devices, vol.54, no.10, pp.2589-2597, Oct. 2007.
- [9] T. Zimmermann, D. Deen, Y. Cao, D. Jena, H.G. Xing, "Formation of ohmic contacts to ultra-thin channel AlN/GaN HEMTs", *Physica Status Solidi* (c), vol.5, no.6, pp. 2030-2032, 2008.
- [10]G. Pozzovivo, J. Kuzmik, S. Golka, K. Cico, K. Fröhlich, J.-F. Carlin, M. Gonschorek, N. Grandjean, W. Schrenk, G. Strasser, D. Pogany, "Influence of GaN capping on performance of InAlN/AlN/GaN MOS-HEMT with Al<sub>2</sub>O<sub>3</sub> gate insulation grown by CVD", *Physica Status Solidi* (c), vol.5, no.6, pp. 1956-1958, 2008.
- [11]L. Wang, I. Adesida, A.M. Dabiran, A.M. Wowchak, and P. P. Chow, "Ti/Al/Mo/Au Ohmic contacts to all-binary AlN/GaN high electron mobility transistors," Appl. Phys. Lett. 93, 032109 (2008).
- [12]J. R. Mileham, S. J. Pearton, C. R. Abernathy, J. D. MacKenzie, R. J. Shul, S. P. Kilcoyne, "Wet etching of AlN," Appl. Phys. Lett. 67 (8), 1995.

#### ACRONYMS

- 2DEG: Two-Dimension Electron Gas AFM: Atomic Force Microscopy ALD: Atomic Layer Deposition BOE: Buffered Oxide Etch HEMT: High Electron Mobility Transistor ICP: Inductively Coupled Plasma MBE: Molecular Beam Epitaxy MOSHEMT: Metal-Oxide-Semiconductor HEMT PCM: Process Control Measurement PECVD: Plasma Enhanced Chemical Vapor Deposition RIE: Reactive Ion Etch
- RT: Room-temperature
- TEM: Transmission Electron Microscope
- TLM: Transmission Line Measurement