

# Field Dependent Self-Heating Effects in High-Power AlGaIn/GaN HEMTs

M. Hosch<sup>1\*</sup>, J. W. Pomeroy<sup>2</sup>, A. Sarua<sup>2</sup>, M. Kuball<sup>2</sup>, H. Jung<sup>3</sup>, and H. Schumacher<sup>1</sup>

<sup>1</sup>Institute of Electron Devices and Circuits, Ulm University, Albert-Einstein-Allee 45, 89081 Ulm, Germany

<sup>2</sup>H.H. Wills Physics Laboratory, University of Bristol, Tyndall Avenue, Bristol BS8 1TL, United Kingdom

<sup>3</sup>United Monolithic Semiconductors GmbH, Wilhelm-Runge-Strasse 11, 89081 Ulm, Germany

\*e-mail: michael.hosch@uni-ulm.de, phone: +49-731-50-31581, fax: +49-731-50-31599

**Keywords:** GaN HEMT, Self-Heating, Device Simulation

## Abstract


In this work, we investigate the self-heating behaviour of high-power AlGaIn/GaN HEMTs. Micro-Raman thermography measurements were carried out to determine the device temperature at different power and applied voltage levels. We found that drain voltage influences the device temperature distribution when the dissipated power is kept constant by applying a gate bias. This effect was then investigated and explained by use of numerical electro-thermal device simulations.

## INTRODUCTION

Thermal management of power devices is one of the key issues in reliability considerations especially for high power devices like AlGaIn/GaN HEMTs. Poor reliability of GaN-based devices is very often a consequence of an excessive and localized channel temperature rise. Knowledge of the actual thermal resistance of such devices is therefore essential for the improvement of their reliability. The self-heating of power devices has been studied by various groups either by experimental methods [1] or numerical simulations assuming a localized heating area with a heat power density coming from the dissipated DC power density of the device under operation. On the other hand, degradation often increases with increasing drain voltage as also stated in [2]. We show that considering the dissipated DC power density alone is not sufficient to accurately predict the device temperature because drain voltage influences the device temperature distribution at constant power level.

## CHARACTERIZATION AND SIMULATION


Micro-Raman thermography measurements were performed on AlGaIn/GaN HEMTs fabricated by MOCVD on 4H-SiC substrate to determine their device temperature at various power levels and drain-source voltages ( $V_{DS}$ ). More details on Raman thermography can be found in [3] and [4]. The epitaxy is unintentionally doped except the deep acceptor counter doping in the GaN buffer layer. The fabrication process utilizes a dielectric assisted gate process with an asymmetrically aligned gate with a  $\Gamma$ -gate with  $L_G=500\text{nm}$ ,  $500\text{nm}$  and  $300\text{nm}$  of  $\Gamma$ -gate overhang to the




**Figure 1:** Results of micro-Raman thermography measurements on an  $8\times 250\mu\text{m}$  device with  $L_G=250\text{nm}$  and a  $2\times 43\mu\text{m}$  device with  $L_G=500\text{nm}$ . The effect is more pronounced at a higher number of gate-fingers, which results in a higher temperature difference even at lower DC power level.

drain and source, respectively. Ohmic contacts are based on Ti/Al/Ni/Au/Pt and the source-gate and gate-drain distances are  $1.5\mu\text{m}$  and  $4.0\mu\text{m}$ , respectively.

The average GaN layer temperatures near the drain side of the gate for an  $8\times 250\mu\text{m}$  device with  $L_G=250\text{nm}$  and a  $2\times 43\mu\text{m}$  device with  $L_G=500\text{nm}$ , respectively, are plotted in Figure 1 versus the dissipated DC power density for drain voltages of  $V_{DS}=25\text{V}$  and  $V_{DS}=50\text{V}$ . We observe consistently higher GaN temperatures for higher bias voltages, although the dissipated power is constant. To understand this phenomenon we performed 2-dimensional numerical devices simulations using Silvaco ATLAS [5], which utilizes an electro-thermal model based on the drift-diffusion carrier transport equations. Figure 2 shows the simulated 2-dimensional temperature map for a dissipated power level of  $P_{diss}=13.5\text{W/mm}$  at  $V_{DS}=50\text{V}$ . In Figure 3 the simulated profile along the channel and at a depth of  $1\mu\text{m}$  in the GaN buffer for a dissipated power level of  $P_{diss}=13.5\text{W/mm}$  at  $V_{DS}=50\text{V}$  is compared to the profile for the same power density at  $V_{DS}=25\text{V}$ . It is apparent that while maximum channel temperatures are comparable, at 50V bias




**Figure 2:** Simulated 2-dimensional temperature profile map for a dissipated power level of  $P_{diss}=13.5W/mm$  at  $V_{DS}=50V$ .




**Figure 3:** Simulated temperature profile along the channel and at a depth of  $1\mu m$  in the GaN buffer for a dissipated power level of  $P_{diss}=13.5W/mm$  at  $V_{DS}=25V$  and  $V_{DS}=50V$ .

the temperature profile becomes broader and more asymmetric towards the drain side resulting in about 10%-higher temperature in the gate-drain region, where the micro-Raman measurements are taken. The first important observation from the simulation results is the shift of the hot-spot towards the drain with increasing drain voltage, as shown by the simulated location of the hot-spot as a function of the applied drain voltage in Figure 4. Secondly, once the hot-spot has reached the edge of the  $\Gamma$ -gate overhang at high bias, the shift of hot-spot location becomes less pronounced once again. Figure 4 also shows that the shift of the hot-spot in the device is influenced by the density of surface traps  $n_{it}$ . These surface traps are located at the interface between semiconductor and passivation. The simulation data shows that the shift of the hot-spot becomes less with increasing trap density. This is due to the fact that the electric field under the  $\Gamma$ -gate drastically increases with increasing trap




**Figure 4:** Simulated position of the hot spot in the channel versus the applied drain voltage indicated by the distance from the gate foot edge.



**Figure 5:** Simulated electric field distribution at a bias point of  $V_{GS}=0V$  and  $V_{DS}=50V$  for surface trap densities of  $n_{it}=3\cdot 10^{12}cm^{-2}$  and  $n_{it}=1\cdot 10^{13}cm^{-2}$ .

density which lead to a strong localization of the field peak close to the gate contact as depicted in Figure 5. According to [6], [7] and [8] normal trap densities for passivated device are in the range of  $n_{it}=2\cdot 10^{12}cm^{-2} \dots 5\cdot 10^{12}cm^{-2}$  whereas a density in the order of  $n_{it}=1\cdot 10^{13}cm^{-2}$  is usually observed only in unpassivated devices. From these results we can conclude that for reasonable densities  $n_{it}<7.5\cdot 10^{12}cm^{-2}$  in case of passivated devices a significant shift can be observed. However, this effect does not fully explain the observed and simulated temperature variation at different



**Figure 5:** Simulated electron recombination rates under operation at  $V_{DS}=25V$  and  $V_{DS}=50V$  for  $P_{diss}=13.5W/mm$ .

bias levels because the observed temperature difference due to the hot-spot shift would be still too small compared to the measurement data. A more significant contribution comes from a strong increase in the electron recombination rate in the gate-drain region with increasing electric field as a consequence of the higher applied drain voltage. This effect can be seen in the simulation results depicted in Figure 5 where a 2-dimensional map of the recombination rate is shown for  $V_{DS}=25V$  and  $V_{DS}=50V$ , respectively, at the same dissipated power levels. With increasing bias voltages not only the recombination rate becomes higher but also the region of high recombination rate extends more towards drain-side of the channel. Each recombination process in the device generates a phonon which leads to a local temperature rise of the lattice. Therefore the higher and more extended region of high recombination rate contributes to an additional temperature rise and a broader temperature profile in the gate drain region.

## CONCLUSIONS

We have found that the applied drain voltage influences the self-heating and temperature distribution of AlGaIn/GaN HEMTs, even when power dissipation remains constant. Numerical electro-thermal device simulations showed that this is a consequence of the higher electric field in the gate-drain region which can be strongly influenced by the density of surface traps in the device resulting in a higher electron recombination rate in combination with a shift of the hot-spot in the device towards the drain side with increasing drain bias. This leads to a higher temperature in the gate-drain region whereas the maximum channel temperature remains relatively unaffected. This was in good agreement with experimental results by Raman spectroscopy.

## ACKNOWLEDGEMENTS

The authors would like to thank United Monolithic Semiconductor GmbH for providing various fully processed AlGaIn/GaN on SiC samples for characterization.

## REFERENCES

- [1] M. Kuball, J. M. Hayes, M. J. Uren, T. Martin, J. C. H. Birbeck, R. S. Blamer, and B. T. Huges, "Measurement of Temperature in High-Power AlGaIn/GaN HFETs using Raman Scattering," *IEEE Electron Device Letters*, vol. 23, no. 1, pp. 7-9, January 2002.
- [2] R. Coffie, Y. Chen, I. P. Smorchkova, B. Heyning, V. Gambin, W. Suttan, Y.-C. Chou, W.-B. Luo, M. Wojtowicz, and A. Oki, "Temperature and Voltage Dependent RF Degradation Study in AlGaIn/GaN HEMTs," in *45<sup>th</sup> IEEE Annual International Reliability Physics Symposium*, pp. 568-569, 2007.
- [3] A. Sarua, H. Ji, M. Kuball, M.J. Uren, T. Martin, K.P. Hilton, and R.S. Balmer, "Integrated micro-Raman/Infrared Thermography Probe for Monitoring of Self-Heating in AlGaIn/GaN Transistor Structures," *IEEE Transactions on Electron Devices*, vol. 53, no. 10, pp. 2438-2447, October 2006.
- [4] M. Kuball, G.J. Riedel, J.W. Pomeroy, A. Sarua, M.J. Uren, T. Martin, K.P. Hilton, J.O. Maclean, and D.J. Wallis, "Time-Resolved Temperature Measurement of AlGaIn/GaN Electronic Devices using Micro-Raman Spectroscopy," *IEEE Electron Device Letters*, vol. 28, no. 2, pp. 86-89, February 2007.
- [5] Silvaco, Santa Clara, CA 95054, USA, *Device Simulation Software ATLAS 2008*, May 20c08.
- [6] Z.-Q. Fang, D. C. Look, D. H. Kim, and I. Adesida, "Traps in AlGaIn/GaN/SiC heterostructures studied by deep level transient spectroscopy," *Applied Physics Letters*, vol. 87, 2005.
- [7] J. M. Tirado, J. L. Sánchez-Rojas, and J. I. Izpura, "Trapping Effects in the Transient Response of AlGaIn/GaN HEMT Devices," *IEEE Transactions on Electron Devices*, vol. 54, no. 3, pp. 410-417, March 2007.
- [8] G. Meneghesso, G. Verzellesi, R. Pierobon, F. Rampazzo, A. Chini, U. Mishra, C. Canali, and E. Zanoni, "Surface-Related Drain Current Dispersion Effects in AlGaIn-GaN HEMTs," *IEEE Transactions on Electron Devices*, vol. 51, no. 10, pp. 1554-1561, October 2004.

## ACRONYMS

HEMT: High Electron Mobility Transistor  
 (Al)GaIn: (Aluminum) Gallium Nitride  
 SiC: Silicon Carbide  
 MOCVD: Metal-Organic Chemical Vapor Deposition