

Evaluation of Material and Process Contributions to BiFET Variation Using Design of Experiments

Peter J. Zampardi, Bin Li, Cristian Cismaru, Hal Banbrook, and Andre Metzger
 Skyworks Solutions, Inc., 2427 Hillcrest Drive, Newbury Park, CA 91320
 peter.zampardi@skyworksin.com, 805.480.4728

Keywords: MESFET, Idss, FET variation,

During the modeling and characterization of FETs in our BiFET process [1], we performed a number of experiments to explore process variation of the FET parameters, in particular Idss and Vp. These included various experiments on material parameters, etch tools, and gate metallization. We observed that plots of Idss vs. Vp² for all of these experiments follow approximately the same line, shown in Figure 1 – the details of the experiments will be shown in the presentation. Where Idss is the zero gate bias current and Vp2 is the pinch-off voltage (defined as the voltage at which Id=2.5%*Idss is obtained). The variation of Idss and Vp along this line is readily included in compact models for circuit simulation [2]. This behavior of Idss-Vp² is not unique to BiFET and can be observed by plotting the data from [3] and [4] as shown in Figure 2.

However, over large volumes of data, there are points that deviate from this line. The broadening of the data along this line (so that the data different from the expected behavior) cannot be simply modeled. To determine the possible causes for this, we laid out an experiment where we varied the FET layout (gate length, gate width, and channel width – defined in Table 1) and measured key FET performance parameters. In analyzing this data, we found that the best way to visualize it was to calculate the distance of the Idss-Vp² point from this line (this essentially amounts to rotating the coordinate system). The results of this transformation are shown in Fig. 3 along with the Idss variation. States marked with 1 are at the 3 sigma limit for that parameter and 2 is 6 sigma. The results allow us to clearly determine the influence of each of these parameters in making the devices “non-ideal.” More importantly, we see combinations of factors can cancel. For comparison, the variation in Idss only is also shown in this figure. This method can be applied to other FET technologies to gain a better understanding of how material impacts the FET Idss versus the process.

The details of the comparison and some further analysis will be presented in the full abstract.





Fig. 1 Resulting Linear Fit from Various Material Designs of Experiment (DOEs)

W	CH	L	Point
--	--	0	-2_-2_0
-	-	0	-1_-1_0
--	++	0	-2_+2_0
-	+	0	-1_+1_0
++	--	0	+2_-2_0
+	-	0	+1_-1_0
++	++	0	+2_+2_0
+	+	0	+1_+1_0
0	0	0	0_0_0
0	-	-	0_-1_-1
0	+	-	0_+1_-1
0	-	+	0_-1_+1
0	+	+	0_+1_+1

Table 1. Description of DOE State for Experiment



(a) Power device (b) Low Noise Device. Gaussian Profiles Simulating Gate Etched Doping (N), Active Channel Thickness (a), Length (L), Width (Z)
 Fig. 2. Idss vs. Vp² for Examples from Literature




Fig. 3. Resulting distance from Idss-Vp² fit line for different DOE states and the resulting Idss variation by state.

[1] A.G. Metzger, P. J. Zampardi, M. H. Sun, J. Li, C. Cismaru, L. G. Rushing, K. P. Weller, R. V. Ramanathan, "An InGaP/GaAs Merged HBT-FET (BiFET) Technology and Applications to the Design of Handset Power Amplifiers," IEEE Journal of Solid-State Circuits, Vol. 42, no. 10, Oct. 2007, p. 2137-2148.

[2] P. Zampardi, Y. Yang, J. Hu, B. Li, M. Fredricksson, K. Kwok, H. Shao, "Practical Statistical Simulation for Efficient Circuit Design," IMS Workshop WMB, IMS Boston, June 2009.

[3] Shih and Klemer, "Prediction of GaAs MESFET Process-Induced Variations Using a Device-Physics-Based Analytical Model," SOUTHCON 1994.

[4] Fukui, "Channel Current Limitations in GaAs MESFETS," SSE, 1978.