

## Diamond-coated High Density Vias for Silicon Substrate-side Thermal Management of GaN HEMTs

Marko J. Tadjer<sup>1,a</sup>, Karl D. Hobart<sup>2</sup>, Tatyana I. Feygelson<sup>2</sup>, Travis J. Anderson<sup>2</sup>,  
Andrew D. Koehler<sup>2</sup>, Ashu Wang<sup>3</sup>, Fernando Calle<sup>3</sup>, Bradford B. Pate<sup>2</sup>,  
Fritz J. Kub<sup>2</sup>, Charles R. Eddy, Jr.<sup>2</sup>

1 – American Society for Engineering Education, Washington DC, 20036, USA.

2 – United States Naval Research Laboratory, Washington DC, 20375, USA.

3 – Universidad Politécnica de Madrid, Madrid 28040, Spain.

a – marko.tadjer.ctr@nrl.navy.mil

Thermal extraction from III-Nitride power switches would greatly benefit from a high thermal conductivity substrate with a low thermal boundary resistance to the active layer. We have previously reported [1-3] on the electro-thermal benefits of HEMTs capped with nanocrystalline diamond (NCD). However, the thermal path is most critical in the immediate vicinity of the HEMT heat source (drain edge of the gate) which is separated from the diamond cap by the gate contact. In this work, our approach is to bring high thermal conductivity diamond closer to the active gate “from below” by incorporation of a high density of high aspect-ratio diamond-filled through-Si vias (TSV). Figure 1 shows a simulation of a diamond-coated Si via placed directly underneath an AlGaIn/GaN HEMT biased at 9 W/mm DC output power, operating at about 15% lower maximum device temperature than a reference HEMT with no diamond.

In three dimensions, a plasma-assisted deposition/etch process can be modeled as a steady-state problem with a deposition/etch rate defined by the precursor diffusion rate in a lithographically-defined geometry. We have applied a multi-step inductively-coupled plasma (ICP) optimization to control TSV shape. TSVs were etched in Si (111) wafers using a SiO<sub>2</sub> mask in a cryogenic ICP dry etch process (-100 °C, 100/5 sccm SF<sub>6</sub>/O<sub>2</sub>, 1000/9 W ICP/RIE, -56 V DC bias). The etch rate was highly dependent on via diameter (5-230 μm) and exposed Si area (from <5% to >95%), as shown in Fig. 2. However, depth/diameter aspect ratios of up to 18 were routinely obtained with less than 1 hr etch time. Upon seeding with 5-25 nm diameter nanodiamond seed solution, NCD films with 2-3 μm thickness were grown by microwave plasma-enhanced CVD at 750 °C [4]. To improve diamond film uniformity inside high aspect ratio vias, a taper process for the Si sidewall was developed by introducing additional O<sub>2</sub> in the ICP chemistry to increase the sidewall etch rate [5]. A 3° taper angle was experimentally determined to be sufficient for growing diamond on via bottoms at an aspect ratio of up to 9.5, about a factor of 2 improvement over vertical sidewall vias (Fig. 3). This process was implemented on hexagonally-packed circular TSVs helped maximize diamond packing volume and minimize diamond growth time. Figure 4 shows the SEM cross-sections of diamond-coated vias with diameters of 5, 10, and 20 μm, where the additional O<sub>2</sub> in the ICP etch process lead to a wider via opening.

Applied to thermal management of GaN-based transistors, this method has the advantage of providing a substrate-side thermal management solution that avoids critical process steps such as blanket substrate removal. This approach could potentially keep the substrate within bow specifications if diamond is grown selectively inside the vias [8]. Combined with top-side diamond cooling, this process could provide an efficient thermal management solution for power switching GaN devices.

**Acknowledgments** - M.J.T. acknowledges support from the American Society for Engineering Education NRL Postdoctoral Fellowship program. The authors are grateful to Dr. Eugene Imhoff, Dr. Loretta Shirey, Dr. Doewon Park, Mr. Milt Rebbert and the NSI cleanroom staff for processing support. Research at NRL was supported by the Office of Naval Research. Research in Spain was supported in part by the Projects Consolider RUE (Grant CSD2009-00046), AEGAN (Grant TEC2009-14307-C02-01), CAVE (Grant TEC2012-38247), and the Ministerio de Economía y Competitividad of Spain.

[1] M.J. Tadjer, et al., IEEE Electr. Dev. Lett., vol. 33, no. 1, pp. 23, 2012.

[2] T.J. Anderson et al., Proc. 70<sup>th</sup> Device Research Conference, pp. 155-156, 2012.

[3] A. Wang, et al., IEEE Trans. Electr. Dev., vol. 60, no. 10, pp. 3149, 2013.

[4] K. D. Hobart et al., International Conference on Nitride Semiconductors, Washington, DC, August 2013.

[5] N. Ranganathan et al., IEEE Trans. on Adv. Packaging, vol. 32, no. 1, pp. 62-71, 2009.




Fig. 1. Heat flow simulation through a Si substrate without (top) and with (bottom) a diamond-coated via placed directly underneath an AlGaN/GaN HEMT biased at 9 W/mm output power.




Fig. 2. Si etch rate versus minimum feature size.




Fig. 3. Aspect ratio improvement by means of via tapering, measured by sidewall diamond thickness as a percentage of top-side diamond thickness at a given diameter and depth (the effective aspect ratio).




Fig. 4. Cross-sectional profiles NCD-coated vias with a) 5  $\mu\text{m}$ , b) 10  $\mu\text{m}$ , and c) 20  $\mu\text{m}$  nominal top-side diameters. Wider opening diameters were induced by isotropic sidewall etching at a higher  $\text{O}_2$  content in the  $\text{SF}_6$ -based ICP chemistry.