

Current Dispersion in Short Channel $\text{Al}_{0.32}\text{Ga}_{0.68}\text{N}/\text{GaN}$ HEMTs

K. Y. Osipov, S. A. Chevtchenko, O. Bengtsson, P. Kurpas, F. Brunner, N. Kemf, J. Würfl and G. Tränkle

Ferdinand-Braun-Institut, Leibniz-Institut für Höchstfrequenztechnik (FBH),

Gustav-Kirchhoff-Str. 4, 12489 Berlin, Germany

e-mail: Konstantin.Osipov@fbh-berlin.de, Tel.: +49 30 6392 3207, Fax.: +49 30 6392 2685

Keywords: Ka-band, GaN HEMT, embedded gate technology, short channel

Current work presents investigations of short channel AlGa_N/GaN HEMTs with L_g varying from 100 nm to 200 nm. Primary goal was to find an optimum combination of gate length and epitaxial structure design for Ka-band operation. Thus, two epitaxial structures with different buffer layers were implemented in conjunction with nominally the same AlGa_N barrier and GaN cap layers. Fabricated transistors were characterized using DC, small-signal, load-pull and dynamic IV measurements. The observed correlation between gate lagging and transistor's gate length has been attributed to the specific epitaxial structures. The mechanism of this phenomenon is discussed by means of a different amount of charge trapped under gates of different lengths in conjunction with the effect of gate-dependent polarization charge [1].




Figure 1 – Epitaxial structures used in experiment

type GaN cap prevents potential surface instabilities. Barrier and cap design has been kept constant for all epitaxial designs investigated. In order to address electron confinement in the 2DEG the buffer of the first epitaxial structure (Fig.1 left) comprises a 50 nm thick u.i.d. GaN channel layer and an $\text{Al}_{0.04}\text{Ga}_{0.96}\text{N}$ back barrier layer. Due to band gap discontinuity between GaN and AlGa_N layers such a design confines electrons within the channel (back-barrier approach). In addition the low carrier mobility in the AlGa_N alloy furthermore increases isolating properties of the buffer. The second structure (Fig. 1 right), represents a more conventional design and contains a Fe doped GaN buffer followed by an u.i.d. GaN channel layer. The thickness of the channel layer is designed so that the Fe concentration decaying from the Fe-doped buffer drops below the SIMS detection limit at the 2DEG position. AlGa_N/GaN HEMTs with various gate lengths were fabricated on these two epitaxial structures.

During the first phase of the experiment, transistors with gate lengths of 100 nm and 130 nm were fabricated on both kinds of epitaxial structures. From the shape of DC output characteristics it has been found that the epitaxial structure with GaN:Fe buffer provides much worse electron confinement as compared to the epitaxial structure with AlGa_N back barrier. The latter ones work well down to gate lengths of 100 nm. The disadvantage of the AlGa_N back barrier structure is a much lower 2DEG concentration, and, consequently, an almost halved drain current compared to the structure with GaN:Fe buffer. It was observed, that for the epitaxial structure with GaN:Fe buffer it is impossible to achieve reliable transistor pinch-off with 100 nm gate length. Therefore, it was decided to use 150 nm and 200 nm gates in the second phase of the experiment. Transistors with the gate lengths of 150 nm were fabricated on an additional wafer with AlGa_N back barrier buffer in order to provide valid comparison based on

Epitaxial structures were grown by low-pressure MOVPE on semi-insulating 4H-SiC substrates. Fig. 1 describes the detailed design of the two epitaxial versions. As known from literature [2], for optimal AlGa_N/GaN HEMTs operation the L_g/t_{bar} (where t_{bar} is total thickness of barrier layers) aspect ratio should be more than 15. In case of short channel transistors ($L_g < 250$ nm), maintaining the ideal aspect requires rather thin barrier layers, i.e. AlGa_N and GaN cap. However this compromises the 2DEG concentration and consequently decreases the output power density [3]. In order to overcome this problem, AlGa_N layers with high Al content (32%) were analyzed. In detail, the barrier consists of a stack of two $\text{Al}_{0.32}\text{Ga}_{0.68}\text{N}$ layers, an undoped layer close to the channel followed by an n-type layer that provides additional channel electrons due to modulation doping. A 2 nm n-

the 150 nm gates. In order to explore the properties of the shorter gates this particular wafer contained transistors with 100 nm gates as well.




Figure 2 – Results of load-pull measurements of $8 \times 100 \mu\text{m}$ transistors at 10 GHz




Figure 3 - Normalized drain current drop caused by gate lag

Fig. 2 shows the results of load-pull measurements at 10 GHz obtained for $8 \times 100 \mu\text{m}$ transistor design. Measurements were performed at two bias points at $V_d = 28 \text{ V}$ and $I_d = 10 \%$ and 30% of I_{d_max} with the load impedance optimized for maximum PAE and maximum P_{out} , respectively. At both bias points the output power clearly decreases with increasing gate length for both epitaxial structures. This result does not correlate with DC measurements, where no dependency of the current on gate length was observed. As known from the literature [4], the difference in DC and RF results can be caused by current collapse phenomena. For the estimation of current collapse caused by gate lag, the drain current at a specific instantaneous bias point at $V_{gs} = +1 \text{ V}$ and $V_{ds} = 10 \text{ V}$ has been extracted, after pulsing the transistor from the two quiescent bias points. The current measured after pulsing from the quiescent bias point $V_{gs} = -7 \text{ V}$, $V_{ds} = 0 \text{ V}$ has been normalized to the current obtained after pulsing from quiescent bias point $V_{gs} = 0 \text{ V}$, $V_{ds} = 0 \text{ V}$. Gate lagging conditions are emphasized by using this method. Fig. 3 shows the corresponding results. As can be seen from the graph, gate lagging shows the same fingerprint as load-pull measurements. The shorter the gate length the less gate lagging could be observed, consequently the RF output power increases with decreasing gate length. Thus, the observed large-signal performance is obviously strongly affected by a gate lag phenomenon. The detailed physical mechanism behind is still under investigation. One of the possibilities is trapping that is usually attributed to material quality or the interaction of the specific gate process with the material. In the future this factor will be experimentally studied by processing wafers with in-situ deposited SiN_x films. The second possible mechanism is due to a change of the piezoelectric polarization at different gate bias (inverse piezoelectric effect). The influence of both mechanisms, trapping and inverse piezoelectric effect increases with increasing Al concentration in the barrier. Barriers with high Al content may be prone to surface morphology degradation of the AlGaIn layer [5] and to a reduced bulk quality of the material, which as a consequence might result in stability and reliability problems [6].

[1] A. Ashok, D. Vasilevska, S. M. Goodnick, O. L. Hartin, "Importance of the Gate-dependent Polarization charge on the operation of GaN HEMTs," IEEE Trans. Electron Devices., Vol. 56, no. 5, May.2009

[2] G. H. Jessen , R. C. Fitch , J. K. Gillespie , G. Via , A. Crespo , D. Langley , D. J. Denninghoff , M. Trejo and E. R. Heller "Short-channel effect limitations on high-frequency operation of AlGaIn/GaN HEMTs for T-gate devices", IEEE Trans. Electron Devices, vol. 54, no. 10, pp.2589 -2597 2007

[3] O.Ambacher, J.Smart, J.R. Shealy, N.G. Weimann, K.Chu, M.Murphy, et al, " Two-dimensional electron gases induced by spontaneous and piezoelectric polarization changes in N- and Ga-face AlGaIn/GaN heterostructures," J.Appl.Phys., vol.87, no.1, pp.334-344, Jan.2000

[4] S. C. Binari, K. Ikossi, J. A. Roussos, W. Kruppa, D. Park, H. B. Dietrich, D. D. Koleske, A. E. Wickenden, and R. L. Henry, "Trapping Effects and Microwave Power Performance in AlGaIn/GaN HEMTs," IEEE Trans. Electron. Devices. Vol. 48, pp. 465-471, March 2001.

[5] M Miyoshi, T Egawa, H Ishikawa, "Structural characterization of strained AlGaIn layers in different Al content heterostructures and its effect on two-dimensional electron transport properties", J. Vac. Sci. Technol. B 23 (2005) 1527.

[6] E. Zanoni , M. Meneghini , A. Chini , D. Marcon and G. Meneghesso "AlGaIn/GaN-based HEMTs failure physics and reliability: Mechanisms affecting gate edge and Schottky junction", IEEE Trans. Electron Devices, vol. 60, pp.3119 -3131 2013