

# AlGaIn/GaN High Electron Mobility Transistors and Diodes Fabricated on Large Area Silicon on poly-SiC (SopSiC) Substrates for Lower Cost and Higher Yield

T. J. Anderson<sup>(1)</sup>, F. Ren<sup>(1)</sup>, L. Voss<sup>(2)</sup>, M. Hlad<sup>(2)</sup>, B. P. Gila<sup>(2)</sup>, S. J. Pearton<sup>(2)</sup>  
J. Kim<sup>(3)</sup>, J. Lin<sup>(3)</sup>, P. Bove<sup>(4)</sup>, H. Lahreche<sup>(4)</sup>, J. Thuret<sup>(4)</sup> and R. Langer<sup>(4)</sup>

1. Department of Chemical Engineering, University of Florida, Gainesville, FL

2. Department of Materials Science Engineering, University of Florida, Gainesville, FL

3. Department of Electrical Engineering, University of Florida, Gainesville, FL 32611

4. Picogiga International SAS, Place Marcel Rebuffat, Parc de Villejust, 91971 Courtaboeuf, France

## ABSTRACT

The dc and rf performance of AlGaIn/GaN High Electron Mobility Transistors (HEMTs) grown by Molecular Beam Epitaxy on Si-on-poly-SiC (SopSiC) substrates is reported. The HEMT structure incorporated a 7 period GaN/AlN superlattice between the AlGaIn barrier and GaN channel for improved carrier confinement. The knee voltage of devices with 2  $\mu\text{m}$  gate-drain spacing was 2.12 V and increased to 3 V at 8  $\mu\text{m}$  spacing. The maximum frequency of oscillation,  $f_{\text{MAX}}$ , was ~40 GHz for devices with 0.5  $\mu\text{m}$  gate length and 2  $\mu\text{m}$  gate-drain spacing. Parameter extraction from the measured rf characteristics showed a maximum intrinsic transconductance of 143  $\text{mS}\cdot\text{mm}^{-1}$ .

## INTRODUCTION

GaN and related alloys are typically grown on either sapphire or SiC substrates. The GaN has a significant lattice mismatch with both types of substrates, leading to a high density of threading dislocations in the nitride layer. The use of SiC substrates is preferred for electronic devices such as High Electron Mobility Transistors (HEMTs) because of the superior thermal conductivity, leading to less device self-heating and improved reliability and operating stability. AlGaIn/GaN HEMTs grown on SiC substrates are very promising for high power, high temperature applications in telecommunications, hybrid electric vehicles, power flow control and remote sensing.

GaN-based electronics is in the initial stages of commercialization for power amplifiers dedicated to next generation wireless infrastructures, including World Interoperability for Microwave Access (WiMAX) base stations, and also for hybrid electric vehicles, power flow control and defense applications<sup>[1-10]</sup>. GaN-on-silicon field-effect transistor technology enables base station equipment manufacturers to optimize bandwidth, power and efficiency at attractive sizes and costs<sup>[9,11-15]</sup>. In particular, the WiMAX market requires demanding combinations of power, efficiency, frequency (typically 2.3-2.9 GHz and 3.3-

3.8 GHz) and bandwidth that are beyond the specifications of existing GaAs and Si devices. The use of 100mm silicon wafers allows scaling to produce statistically significant reliability data, to use proven packages from the silicon industry and to quickly scale-up volume production. However, SiC substrates would be preferred because of their superior thermal conductivity but the cost of large area single-crystal SiC is prohibitive. The use of silicon-on-polycrystalline SiC provides an alternative by combining the low cost approach of the silicon and poly-SiC bulk with better thermal dissipation<sup>[10,16,17]</sup>. An intriguing approach involves the use of the Smart Cut<sup>TM</sup> technology already demonstrated in large volume industry (SOI substrates) to produce SopSiC substrates<sup>[10,17]</sup>. The AlGaIn/GaN HEMT wafer is then grown on the silicon on poly-SiC (SopSiC) composite substrate. The thermal conductivity of the composite SopSiC substrate is comparable to that of polycrystalline SiC and superior to Si. For power amplifier applications, ability to extract heat and the allowed thermal budget of operation is critical. High thermal conductivity substrates may make it possible to design a power amplifier without an auxiliary cooling system and lead to further cost savings (materials/operation) along with weight/volume reduction.

Initial results have shown excellent dc breakdown and rf performance of AlGaIn/GaN HEMTs on SopSiC substrates. In this paper we report on improved structures using GaN/AlN superlattice confinement layers above the GaN channel. The devices exhibit low parasitics, which are needed for good rf performance and low knee voltages.

## EXPERIMENTAL

The starting substrates were 4 in. diameter high resistivity (111) Si and conducting polycrystalline SiC. The Si was initially oxidized and implanted with a high dose of H<sup>+</sup> ions, cleaned, and bonded to the SiC wafer. Removal of the Si by Smart Cut<sup>TM</sup> splitting was followed by reclaiming of the top Si wafer and surface preparation of the SopSiC wafer. The SopSiC wafer consists of the SiC substrate, followed by 0.1  $\mu\text{m}$  of thermal SiO<sub>2</sub>, and 0.2  $\mu\text{m}$  of (111) Si. The Molecular

Beam Epitaxy (MBE) growth in the rf N<sub>2</sub> plasma-assisted mode of the HEMT structure began with deposition of an ~0.5 μm thick GaN buffer, 1.4 μm additional buffer of Al<sub>0.25</sub>Ga<sub>0.75</sub>N, and was followed by the active regions of a 100 Å thick GaN channel, then a GaN/AlN 10 period superlattice with total thickness 32 nm and average Al content of 32 at.%, a Al<sub>0.25</sub>Ga<sub>0.75</sub>N barrier (50 Å) and undoped 20 Å GaN cap layer. The sheet resistance of the HEMT was 456 Ω/sq, with a sheet carrier density of 7 × 10<sup>12</sup> cm<sup>-2</sup> and electron mobility at 300 K of 1400 cm<sup>2</sup>/V s. A cross-sectional TEM micrograph of the entire structure is shown in Figure 1. The structure shows single crystal nature and clean, sharp interfaces, while there is the usual density (~5 × 10<sup>9</sup> cm<sup>-2</sup>) of threading dislocations originating from the lattice mismatch at the hetero-interface. A more detailed TEM cross-section is shown at the left of Figure 2. The ~500 μm thick polycrystalline SiC provides electrical isolation, heat dissipation and mechanical strength. This is followed by ~200 nm of SiO<sub>2</sub> which establishes the quality of the wafer bonding and finally ~470 nm of high resistivity (111) Si which provides a suitable surface for growth of hexagonal GaN and also provides electrical isolation. The TEM micrograph at the right of Figure 2 shows a close-up of the GaN/AlN superlattice barrier enhancement region, with excellent layer planarity.




Figure 1. Cross-sectional TEM micrographs of full HEMT-on-SopSiC substrate.




Figure 2. Cross-sectional TEM micrographs of SopSiC substrate(left) and close-up of AlN/GaN superlattice region (right).

Device fabrication began with mesa isolation by Cl<sub>2</sub>/Ar inductively coupled plasma etching (150 W source power, 40 W rf chuck power). Isolation currents were in the low μA at 40 V bias for a mesa depth of 1500 Å. Ohmic contacts were formed by lift-off of e-beam deposited Ti/Al/Pt/Au subsequently annealed at 950 °C for 30 s under a flowing N<sub>2</sub> ambient. The specific contact resistance derived from transmission line method measurements was 9 × 10<sup>-6</sup> Ω cm<sup>2</sup>. Schottky gates with gate length of 0.5 μm and gate widths in the range 200-800 μm multiple finger configuration with electron beam deposited Pt/Au were also patterned by lift-off. The gate width of the unit FET was 100 μm. The gate length was measured by SEM to be 0.52 μm. The HEMT dc characteristics were measured in both dc and pulsed modes using an HP 4145B parameter analyzer for the dc and a pulse generator, dc power supply, and oscilloscope for the pulsed measurements. The rf performance of the HEMTs was characterized with an HP 8723C network analyzer.

#### DISCUSSION

Figure 3 shows a typical I<sub>DS</sub>-V<sub>DS</sub> characteristics from a HEMT. At top, the device 2x100 μm<sup>2</sup> gates with 2 μm gate-drain spacing. All of the devices showed excellent gate-drain breakdown voltages in the range 40-350V for gate-drain spacing of 2-125 μm, where the reverse breakdown voltage was defined as the voltage at which the reverse current density was 1 μA/cm<sup>2</sup>. These correspond to breakdown fields in the range 3.2-20 × 10<sup>4</sup> V/cm and are comparable to HEMTs on other substrates with the same sheet carrier density. The maximum drain-source current of 400 mA was obtained in an 800 μm gate width HEMT, while the highest current density of 375 mA/mm was obtained in the 200 μm gate width devices.




Figure 3. I<sub>DS</sub>-V<sub>DS</sub> characteristics from a 0.5 × 200 μm<sup>2</sup> gate length HEMT-on-SopSiC.

We were able to extract the variation in knee voltage as a function of gate-drain spacing from the  $I_{DS}$ - $V_{DS}$  characteristics, as shown in Figure 4. A minimum value of 2.12 V was obtained for a 2  $\mu\text{m}$  spacing device. This further confirmed the good electron mobility in the two-dimensional electron channel of the HEMT. With the increase of gate drain spacing, the drain resistance and knee voltage proportionally increased. Figure 5 shows typical transfer characteristics from a 200  $\mu\text{m}$  gate width device with 2  $\mu\text{m}$  gate-drain spacing. The maximum extrinsic transconductance was  $\sim 110 \text{ mS}\cdot\text{mm}^{-1}$ . The maximum intrinsic transconductance was of  $143 \text{ mS}\cdot\text{mm}^{-1}$ , which was estimated

with  $\frac{1}{g_{mex}} = \frac{1}{g_{min}} + \frac{1}{Rs}$ , where  $g_{mex}$  is the extrinsic transconductance,  $g_{min}$  is the intrinsic transconductance and the  $Rs$  is the gate-source resistance. The gate source resistance was extracted from the s parameters with an equivalent circuit. The drain current of  $\sim 350 \text{ mA}\cdot\text{mm}^{-1}$  is in line with that expected for this sheet carrier density.




Figure 4. Extraction of knee voltage from  $I_{DS}$ - $V_{DS}$  characteristic for device with 2  $\mu\text{m}$  gate-drain spacing.




Figure 5. Transfer characteristics from a 0.5  $\times$  200  $\mu\text{m}$  gate length HEMT-on-SopSiC.

One frequently reported problem for AlGaIn/GaN HEMTs is that the rf power obtained is still much lower than expected from the dc characteristics<sup>(18-23)</sup>. This problem is manifested by a collapse in drain current or frequency dispersions in transconductance and output resistance, leading to severely reduced output power and power-added efficiency. Several mechanisms have been identified, including the presence of surface states between the gate and

drain which deplete the channel in this region with time constant long enough to disrupt modulation of the channel charge during large signal operation or of trap states in the buffer layer<sup>[18-20,23]</sup>. Several studies have shown that the use of dielectric passivation layers can be effective in reducing the effects of surface states. We have employed gate lag measurements on surface passivated HEMTs as a metric for establishing the presence of buffer traps<sup>(22)</sup>. In this method, the drain current ( $I_{DS}$ ) response to a pulsed gate-source voltage ( $V_G$ ) is measured. Figure 6 shows the normalized  $I_{DS}$  as a function of drain-source voltage ( $V_{DS}$ ) for both dc and pulsed measurements of a SiN<sub>x</sub> passivated HEMT. In the data,  $V_G$  was pulsed from  $-10\text{V}$  to  $0$  at  $0.1\text{MHz}$  and  $10\%$  duty cycle. The differences between dc and pulsed drain currents are consistent with the presence of buffer traps. This suggests that further optimization of the buffer growth conditions are necessary.




Figure 6. Gate lag measurements from a 0.5  $\times$  200  $\mu\text{m}$  gate length HEMT-on-SopSiC with gate voltage pulsed from 0 to  $-3 \text{ V}$ .

The HEMTs-on-SopSiC showed reasonable high frequency performance. Figure 7 shows the rf performance of a 0.5  $\times$  200  $\mu\text{m}^2$  gate length device with 2  $\mu\text{m}$  gate-drain distance. The cutoff frequency ( $f_T$ ) and maximum frequency of oscillation ( $f_{MAX}$ ) were extracted from measured s-parameters and measured as a function of gate-to-drain distance and also  $V_{DS}$ . The latter data is shown at the right of Figure 7. The  $f_T$  values varied from 14-27 GHz for gate-to-drain distances of 2-32  $\mu\text{m}$  with  $f_{MAX}$  in the range 40-47 GHz for these conditions. For optimized growth of HEMTs on sapphire Si or SiC substrates with fairly similar sheet carrier densities to those used here, the typical  $f_T$  is around 25-30 GHz for 0.3  $\mu\text{m}$  devices using a similar mask layout, with a typical  $f_{MAX}$  in the range 50-88 GHz<sup>(24,25)</sup>. The rf performance of AlGaIn/GaN HEMTs is a strong function of gate length ( $L_G$ ), with a linear  $f_T$  vs.  $L_G^{-1}$  relationship observed. Karmalkar, Shur and Gaska<sup>[26]</sup> have noted that transistors with  $f_{MAX} > f_T$  can have useful power gains for  $f > f_T$  and up to  $f_{MAX}$  since a current gain of  $< 1$  may be compensated by a voltage gain  $> 1$  for  $f_T < f < f_{MAX}$ . A typical working frequency for MMICs based on HEMTs is expected to be  $2/3 f_{MAX}$ . The fact that  $f_{MAX}$  is slightly lower than expected from conventional HEMTs is likely due to additional resistances

or capacitances associated with the SopSiC template and this may be a drawback relative to the standard Si or SiC substrates.




Figure 7. rf performance of a  $0.5 \times 200 \mu\text{m}^2$  gate length HEMT-on- SopSiC (top) and variation of  $f_T$  and  $f_{\text{MAX}}$  as a function of drain-source voltage for a fixed gate voltage of 2.5 V.

## CONCLUSIONS

AlGaIn/GaN HEMTs fabricated on SopSiC substrates show very promising dc and rf performance and show the potential of this approach to realize low cost, large-area, thermally conducting substrates that are needed to enhance the performance/cost ratio of GaN-based power amplifiers. Further work is necessary to improve the buffer and material quality so that the performance is competitive with AlGaIn/GaN HEMTs on sapphire and single-crystal SiC.

## ACKNOWLEDGMENTS

The work at UF is partially supported by Air Force Research Laboratory under contract number FA 8650-04-2-1619 (monitored by T. Dalrymple), ONR contract No. N00014-98-1-0204) monitored by Dr. H. Dietrich and Air Force Research Laboratory under contract number FA 8650-04-2-1619, AFOSR (F49620-02-1-0366, G. Witt).

## REFERENCES

[1] I. Ahmad, V. Kasisomayajula, M. Holtz, J. M. Berg, S. R. Kurtz, C. P. Tigges, A. A. Allerman, and A. G. Baca, *Appl. Phys. Lett.* 86, 173503 (2005).  
 [2] T. Makimoto, Y. Yamauchi, and K. Kumakura, *Appl. Phys. Lett.* 84, 1964 (2004).  
 [3] A. P. Zhang, L. B. Rowland, E. B. Kaminsky, J. W. Kretchmer, R. A. Beaupre, J. L. Garrett, J. B. Tucker, B. J. Edward, J. Foppes, A. F. Allen, *Solid-State Electron.* 47 821 (2003).  
 [4] W. Saito, T. Domon, I. Omura, M. Kuraguchi, Y. Takada, K. Tsuda and M. Yamaguchi, *IEEE Electron Dev. Lett.* 27, 326(2006).  
 [5] R. Wang, Y. Cai, W. Tang, K. M. Lau and K. J. Chen, *IEEE Electron. Dev. Lett.* 27, 633 (2006).  
 [6] N. Tipirnemi, A. Koudymov, V. Adivarahan, J. Yang, G. Simin and M. A. Khan, *IEEE Electron. Dev. Lett.* 27, 716(2006).  
 [7] Y. Dora, A. Chakraborty, L. McCarthy, S. Keller, S. P. DenBaars and U. K. Mishra, *IEEE Electron. Dev. Lett.* 27, 713(2006).  
 [8] Y.-F. Wu, A. Saxler, M. Moore, R. P. Smith, S. Sheppard, P. M. Chavarkar, T. Wisleder, U. K. Mishra, and P. Parikh, *IEEE Elec. Dev. Lett.* 25, 117(2004)

[9] Fanning D. M., Witkowski C., Lee C., Dumka D. C., Tserng H. Q., Saunier P., Gaiowski W., Piner E. L., Linthicum K. J., Johnson J. W. (2005). "25W X-band GaN on Si MMIC" GaAs Man. Tech. Digest 2005  
 [10] A. Minko, V. Hoel, E. Morvan, B. Grimbert, A. Soltani, E. Delos, D. Ducateau, C. Gaquiere, D. Theron, J. C. Jaeger, H. Lahreche, L. Wedzikowski, R. Langer and P. Bove, *IEEE Electron Dev. Lett.* 25, 453 (2004).  
 [11] S. Singhal, T. Li, A. Chaudhari, A. W. Hanson, R. Therrien, J. W. Johnson, W. Nagy, J. Marquart, P. Rajagopal, E. L. Piner and K. J. Linthicum, "Reliability of Large Periphery GaN-on-Si HFETs" Reliability of Compound Semiconductors Workshop 2005, Palm Springs, CA  
 [12] J. W. Johnson, J. Gao, K. Lucht, J. Williamson, C. Strautin, J. Riddle, R. Therrien, P. Rajagopal, J. C. Roberts, A. Vescan, J. D. Brown, A. Hanson, S. Singhal, R. Borges, E. L. Piner and K. J. Linthicum, *Electrochemical Society Proceedings* 2004-06, 405(2004).  
 [13] J. W. Johnson, E. L. Piner, A. Vescan, R. Therrien, P. Rajagopal, J. C. Roberts, J. D. Brown, S. Singhal and K. J. Linthicum, *IEEE Electron Dev. Lett.* 25, 459(2004).  
 [14] S. Jang, F. Ren, S. J. Pearton, B. P. Gila, M. Hlad, C. R. Abernathy, H. S. Yang, C. J. Pan, J. I. Chyi, P. Bove, H. Lareche and J. Thuret, *J. Electron. Mater.* 35, 685(2006).  
 [15] W. Nagy, S. Singhal, R. Borges, J. W. Johnson, J. D. Brown, R. Therrien, A. Chaudhari, A. W. Hanson, J. Riddle, S. Booth, P. Rajagopal, E. L. Piner and K. J. Linthicum, (2005). "150W GaN-on-Si RF Power Transistor" Paper presented at the IEEE MTT-S 2005 International Microwave Symposium, Long Beach, CA.  
 [16] L. Voss, S. J. Pearton, F. Ren, P. Bove, H. Lareche and J. Thuret, *J. Electrochem. Soc.* 153, G681(2006).  
 [17] T. J. Anderson, F. Ren, L. Voss, M. Hlad, B. P. Gila, L. Covert, J. Lin, S. J. Pearton, P. Bove, H. Lahreche, and J. Thuret, *J. Vac. Sci. Technol. B* 24, 2302 (2006).  
 [18] L. F. Eastman, V. Tilak, J. Smart, B. M. Green, E. M. Chumbes, R. Dimitrov, H. Kim, O. S. Ambacher, N. Weimann, T. Prunty, M. Murphy, W. J. Schaff and J. R. Shealy, *IEEE Trans. Electron Dev.*, 48, 479(2001).  
 [19] S. C. Binari, K. Ikossi, J. A. Roussos, W. Kruppa, D. Park, H. B. Dietrich, D. D. Koleske, A. E. Wickenden and R. L. Henry, *IEEE Trans. Electron Dev.*, 48, 465(2001).  
 [20] R. Vetry, N. Q. Zhang, S. Keller, and U. K. Mishra, *IEEE Trans. Electron. Dev.* ED48, 560(2001).  
 [21] B. M. Green, K. K. Chu, E. M. Chumbes, J. A. Smart, J. R. Shealy, and L. F. Eastman, *IEEE Electron. Dev. Lett.*, 21, 268(2000).  
 [22] B. Luo, J. W. Johnson, J. Kim, R. M. Mehendru, F. Ren, B. P. Gila, A. H. Onstine, C. R. Abernathy, S. J. Pearton, A. G. Baca, R. D. Briggs, R. J. Shul, C. Monier and J. Han, *Appl. Phys. Lett.* 80, 1661 (2002).  
 [23] A. Vertiatchikh, L. F. Eastman, W. J. Schaff and I. Prunty, *Electronics Lett.* 38, 388 (2002).  
 [24] J. W. Johnson, F. Ren, S. J. Pearton, A. G. Baca, J. Han, A. M. Dabiran and P. P. Chow, *J. Nanosci. Nanotech.* 2, 325 (2002).  
 [25] J. W. Johnson, A. G. Baca, R. Briggs, R. J. Shul, J. Wendt, C. Monier, F. Ren, S. J. Pearton, A. Dabiran, A. Wowchack, C. J. Polley and P. P. Chow, *Solid-State Electron.* 45, 1979 (2001).  
 [26] S. Karmalkar, M. S. Shur and R. Gaska, in *Wide Energy Bandgap Electronic Devices*, ed. F. Ren and J. C. Zolper (World Scientific, Singapore, 2003).

## ACRONYMS

HEMT: High Electron Mobility Transistor  
 SopSiC: Silicon-on-poly-SiC  
 MBE: molecular beam epitaxy  
 MMIC: monolithic microwave integrated circuit  
 SEM: scanning electron microscope  
 TEM: transmission electron microscope