

Process Variations to Normally-off GaN HEMTs on Si with p-GaN Cap Layer

Liang-Yu Su, Finella Lee, and JianJang Huang*

Graduate Institute of Photonics and Optoelectronics and
National Taiwan University, Taipei 106, Taiwan

Phone: 886-2-3366-3665, Fax: 886-2-2367-7467, email: d99941027@ntu.edu.tw, jjhuang@cc.ee.ntu.edu.tw

Keywords: E-mode, p-GaN, HEMTs, GaN on Si

Abstract

Effects of process flows and device structures on the electrical properties of enhancement mode high electron mobility transistors (HEMTs) are investigated in this work. Except the demonstration of high threshold voltage (V_{th}) of 4.3V, the process window of the p-GaN residual thickness to ensure a steady operation current was estimated to be 10 ± 5 nm in our case. However, to achieve a high breakdown voltage of 1630V, a precise control of 5nm residual is required to prevent the breakdown of p-GaN take place.

INTRODUCTION

GaN based high electron mobility transistors (HEMTs) on silicon substrates have received much attention in power electronics due to their low-channel resistance, high-breakdown voltage, and high switching frequency. However, the inherent normally-on behavior excludes GaN based HEMTs from most power electronic applications. Among the methods proposed to achieve enhancement mode (E-mode) operation, literatures on HEMTs using a p-type cap layer have reported the threshold voltage (V_{th}) ranging from 1V to 3V with the applied gate voltage larger than 5V [1-3]. Despite excellent performance reported, most works focused on demonstrating E-mode properties without comprehensive investigation on the correlation of the p-GaN layer structure with the electrical properties of an E-mode device, which is critical to ensure successful commercialization in the future.

In this work, the E-mode HEMT operation is demonstrated by growing a heavily-doped p-GaN cap layer on an AlGaIn/GaN structure. The dependence of 2DEG carrier depletion and transport mechanism on the p-GaN layer thickness were studied by different process approaches. We conclude with an E-mode GaN HEMT with a large gate voltage of 10V and a high breakdown voltage of 1630V.

EXPERIMENT

The epi-structure was grown on a Si (111) substrate and is composed of a $2.4\mu\text{m}$ buffer, a $1.2\mu\text{m}$ GaN, a 10nm $\text{Al}_{0.25}\text{Ga}_{0.75}\text{N}$ barrier and a 60nm Mg-doped p-type GaN layer. Three process variations were employed. As Fig. 1 shows, Process A and B were designed for E-mode devices. For Process A, because the source and drain contact pads are positioned on AlGaIn, the p-GaN cap layer on the source and drain was first removed by ICP-RIE before depositing the self-aligned Ti/Al/Ni/Au metal. After thermal alloy, Ni/Au




Fig. 1 Illustration of three types of fabrication procedures.

TABLE I
Process conditions of the devices using Process A, B and C

Device	Process	P-GaN etching depth	Alloy
A45L	A	45nm	850°C
A45H	A	45nm	900°C
B45H	B	45nm	900°C
B55H	B	55nm	900°C
C55H	C	55nm	900°C

metal stack was evaporated to form the schottky gate contact. Last, the p-GaN cap layer was etched to the desired thickness using the electrodes as the etching mask. For Process B, the p-GaN layer was first etched except the gate contact island. Then source and drain ohmic metal was evaporated and alloyed before schottky gate metal was deposited. To investigate the effect of p-GaN layer, Process C was performed with almost all the p-GaN cap layer etched. For all three types of processes, to prevent the etching damage to the AlGaIn layer, we intentionally chose the etching depth to be either 45nm or 55nm. We design 5 devices with the nomenclature defined in Table 1. The gate-source offset length (L_{GS}), gate length (L_G), gate-drain offset length (L_{GD}), gate width is 2, 4, 6 and $50\mu\text{m}$, respectively.

DISCUSSION

The transfer characteristic of device A45L is shown in Fig. 2 and the V_{th} based on the linear extrapolation gives a value of 4.3V, which is the highest among the reports on AlGaIn/GaN HEMTs using Ni/Au schottky metal semiconductor contact [1-3]. Alternatively, the V_{th} can be estimated by the gate bias at a drain current of 1mA/mm,




Fig. 2 Transfer characteristics of device A45L. The drain current is expressed in logarithmic (left) and linear (right) scale.

rendering a V_{th} of 4.0 V. The origin of high V_{th} is mainly due to the thin AlGaIn structure, which also lead to a low operating current of 32mA/mm at $V_{GS}=10V$. Since there typically exist 3~5nm residual p-GaN underneath the ohmic contact metal, device A45H, which adopted higher thermal alloy temperature can help to alloy through the p-GaN layer and achieve better contact resistance. The transfer characteristics show that the operation current of device A45H is 4.2 times higher than device A45L at $V_{GS}=10V$, and the V_{th} estimated from drain current of 1mA/mm will reduce from 4V to 1.5V. The detailed analysis shows that the alloy process will affect the built-in voltage of the diode form between the p-GN and the channel.

For the devices using Process B, we further examine the dependence of electrical performance on the p-GaN residual layer with etching depths of 45 and 55nm. For comparison, Process C, which is similar to the conventional AlGaIn/GaN HEMT structure, is fabricated with an etching depth of 55nm. The transfer characteristics of device C55H, B45H and B55H are shown in Fig. 3. The corresponding V_{th} , evaluated by the gate bias at a drain current of 1mA/mm, are -1.1, 1.6 and 1.7V, respectively. The 2.8V V_{th} difference between B55H and C55H indicates that the shift of V_{th} is related to the effect of p-GaN cap layer. Also, the transfer characteristic of device B45H is very similar to B55H, showing that the additional 10nm etching has little effect on the carrier depletion in the channel and the process window of etching depth can be estimated as 50 ± 5 nm.

Fig. 4 shows the output characteristics of device C55H, B45H and B55H. Typically the maximum gate voltage swings of conventional GaN HEMTs are limited by the gate schottky barrier height. Device C55H, with a structure similar to conventional GaN based HEMTs, exhibits an operation current of 125mA/mm at $V_{GS}=1.5V$ and $V_{DS}=10V$. The gate voltage is limited to be less than 2V. In comparison, B45H and B55H can be operated at higher gate bias, we observe 170mA/mm and 208mA/mm at $V_{GS}=10V$ and $V_{DS}=10V$, respectively. The operating current of B55H is 18% higher than that of B45H. The increase of current density is mainly due to additional 10nm p-GaN removal, which results in less depleted 2DEG carriers.




Fig. 3 Transfer characteristics of the device C55H, B45H and B55H




Fig. 4 Output characteristics of the device (a) C55H (b) B45H (c) B55H

The breakdown measurement was carried out at the gate-source voltage of 0V due to the E-mode operation. The soft breakdown voltage (V_{BD}) at $I_D = 1$ mA/mm of device A45L, B45H and B55H with $L_{GD} = 6 \mu m$ are 257V, 448V and 566V, respectively. The gate island first (process B) process can achieve higher breakdown voltage and the 10nm additional p-GaN layer of device B45H leads to a lower breakdown voltage as compared to device B55H. To further investigate the effect of different etching depth and process conditions, Fig. 5 shows the device breakdown characteristics with respect to L_{GD} . For Process A or B, the breakdown voltages are almost independent of L_{GD} for the devices with the etching depth of 45nm, which means that within the L_{GD} range of discussion, the p-GaN layers dominate the breakdown behavior. As there are less residual p-GaN layers above the channel, device B55H have the largest breakdown voltage in Fig. 5, among which a breakdown voltage as high as 1630V can be achieved with $L_{GD}=16\mu m$. The V_{BD} of device B55H saturate at 1630V for longer L_{GD} , which is limited by the quality and resistivity of the semi-insulating buffer layers.




Fig. 5 Breakdown voltages of the devices with various L_{GD} . In this plot, devices fabricated using Process A and B are compared, along with 45 and 55nm etch depths for Process B.

To further investigate the breakdown mechanism, the vertical leakage through the epitaxial structure was measured. Fig. 6 shows the breakdown characteristics of the test structure shown in the inset of Fig. 6 on the die B55H with bias at top ohmic electrode (forward) and bottom Si wafer (reverse, p^+ Si wafer with resistivity $< 0.03 \Omega\text{cm}$). The V_{BD} defined by the bias at a leakage current of $1\text{A}/\text{cm}^2$ were 970V and 758V for the forward and reverse direction, respectively. The difference is mainly caused by the asymmetry of epitaxial structure. The calculated forward vertical breakdown field indicates a value of $2.7\text{MV}/\text{cm}$, which is close to the critical field of GaN ($3\text{MV}/\text{cm}$). The results confirm the high quality of our epitaxial structure. In addition, the bi-directional V_{BD} add up to a value of 1728V (defined as V_{BD-Est}), which is very similar (6% higher) to the saturation V_{BD} of 1630V with transistor configuration.

Punchthrough of the electrons into the buffer causes rapid increase of the subthreshold drain leakage current often limit the values of saturation V_{BD} [4]. Thus V_{BD} can be effectively improved by growing thicker buffer layer [5]. When the device breakdown takes place, the electrons will punchthrough both from source to buffer and from buffer to drain. Since the resistance of the silicon substrate is much lower than the buffer and GaN layer, the voltage will not drop at the silicon substrate. Thus it is reasonable to use V_{BD-Est} , which add up the forward and reverse vertical breakdown voltage, to estimate the saturation V_{BD} as shown in Fig. 7. Even though the V_{BD} is highly related to the process conditions, the V_{BD-Est} of the dies shown in table I all locate in the range of $1730 \pm 25\text{V}$, which shows that V_{BD-Est} can exclude the effects of process flows and estimate the potential V_{BD} of the epitaxial structure.

CONCLUSIONS

E-mode GaN HEMTs were demonstrated with p-GaN cap layer and dependence of electrical properties on the process flow and device structure was investigated in this work. V_{th} can be adjusted by thermal alloy process and can extend to a value of 4.3V . The effects of p-GaN residual




Fig. 6 Vertical breakdown characteristics of the test structure shown in the inset on the die B55H with bias at top ohmic electrode (forward) and bottom Si wafer (reverse, p^+ Si wafer with resistivity $< 0.03 \Omega\text{cm}$)




Fig. 7 Illustration of the breakdown mechanism of an E-mode GaN HEMTs with p-GaN cap layer grown on low resistivity silicon substrate. Since the resistance of GaN substrate is much lower than the buffer and GaN layer, the voltage will not drop at the silicon substrate.

thickness were investigated and the process window to ensure a steady current is $10 \pm 5\text{nm}$ in our case. We observed a low V_{BD} of the devices using Process A that can be attributed to multiple etching steps and the residual p-GaN layer. Thus a precise control of one-step etching with a depth of 55nm is recommended. Finally, E-mode HEMT with a V_{BD} of 1630V is achieved from the device using Process B and with a $L_{GD} = 16\mu\text{m}$. Since saturation V_{BD} is highly related to the process flows, bi-directional vertical breakdown characteristics, which can exclude the effects of process flows, were measured and rendered values range in $1730 \pm 25\text{V}$ for all the dies under test.

REFERENCES

- [1] Y. Uemoto, M. Hikita, H. Ueno, H. Matsuo, H. Ishida, M. Yanagihara, T. Ueda, T. Tanaka and D. Ueda, "Gate injection transistor (GIT)—A normally-off AlGaIn/GaN power transistor using conductivity modulation," *IEEE T. Electron Dev.*, vol. 54, pp. 3393-3399, Dec. 2007.
- [2] I. Hwang, H. Choi, J. Lee, H. S. Choi, J. Kim, J. Ha, C.-Y. Um, S.-K. Hwang, J. Oh, J.-Y. Kim, J. K. Shin, Y. Park, U. Chung, I.-K. Yoo, and K. Kim, "1.6 kV, $2.9 \text{ m}\Omega \text{ cm}^2$ normally-off p-GaN HEMT device," in *Int. Sym. Pow. Semicond.*, June 2012, pp. 41-44.
- [3] O. Hilt, F. Brunner, E. Cho, A. Knauer, E. Bahat-Treidel, and J. Wurfl, "Normally-off high-voltage p-GaN gate GaN HFET with carbon-doped buffer," in *Int. Sym. Pow. Semicond.*, May 2011, pp. 239-242.

- [4] E. Bahat-Treidel, O. Hilt, F. Brunner, J. Wurfl, and G. Trankle, "Punchthrough-voltage enhancement of AlGaIn/GaN HEMTs using AlGaIn double-heterojunction confinement," *IEEE T. Electron Dev.*, vol. 55, pp. 3354-3359, Dec. 2008.
- [5] I. B. Rowena, S. L. Selvaraj, and T. Egawa, "Buffer thickness contribution to suppress vertical leakage current with high breakdown field (2.3 MV/cm) for GaN on Si," *IEEE Electron Devic. Lett.*, vol. 32, pp. 1534-1536, Nov. 2011.

ACRONYMS

HEMT: High electron mobility transistor
E-mode: Enhancement mode
 V_{th} : Threshold voltage
ICP-RIE: Inductively coupled plasma reactive ion etching
 V_{BD} : Breakdown voltage
BD: Breakdown