Impact of Post Fabrication Annealing PEALD ZrO$_2$ for GaN MOSFETs

K. Bothe$^1$, A. Ma$^1$, A. Afshar$^2$, P. Motamedi$^2$, K. Cadien$^2$, D. Barlage$^1$

$^1$Department of Electrical and Computer Engineering, University of Alberta, Edmonton, Canada  
$^2$Department of Chemical and Material Engineering, University of Alberta, Edmonton, Canada

Keywords: ALD, GaN, MOSFET, ZrO$_2$

Abstract

In this paper we examined the thermal stability of ZrO$_2$ gate dielectrics in GaN MOSFETs. The ultra-thin films were grown by low temperature plasma-enhanced atomic layer deposition (PEALD). It was determined that the high-k films required activation temperatures excess of 400°C. This reduced the density of interface traps below ~10$^{11}$ eV$^{-1}$cm$^{-2}$ and improved the device characteristics. The 500°C annealed ZrO$_2$ demonstrated an increased drain current density of 5x over the non-annealed ZrO$_2$ gate dielectric. However, annealing temperatures excess of 500°C severely degraded the ZrO$_2$/GaN interface and device. The improved gate dielectric/GaN interface was achieved through the combination of a low temperature deposition technique followed by a post fabrication anneal.

INTRODUCTION

Low temperature plasma-enhanced atomic layer deposition (PEALD) gate dielectrics have demonstrated improved characteristics for GaN MOS structures. The MOS channel architecture has the potential for improved power devices because of the inherent off-state and enhancement-mode behavior. Over the past few years, dielectric/GaN characteristics have significantly improved with the use of ultra-thin rare earth metal oxides [1]. The deposition technique has the most impact on the interface quality along the GaN channel. However, through post fabrication annealing the gate dielectric and dielectric/semiconductor interface can be improved to further reduce the interface traps along the channel. In this abstract we present the post fabrication annealing effects of a GaN MOSFET with a PEALD ZrO$_2$ gate dielectric.

FABRICATION PROCESS

GaN MOSFET devices, shown in Figure 1, were fabricated on unintentionally doped GaN-on-sapphire templates. A 40 cycles ZrO$_2$ gate dielectric (~7 nm) was selectively deposited at 100°C via PEALD in a Kurt J. Lesker reactor at constant pressure of 1 Torr. The alternating precursor gases and corresponding dose/purge times were tetraakis(dimethylamido)-zirconium (0.04/5s) and oxygen plasma (2/2s). The deposited film was amorphous based on x-ray diffraction measurements; however, as the film was annealed the films became polycrystalline. The source and drain regions were defined by ultra-thin PEALD AlN (~3 nm) films [2]. The selectively deposited low temperature AlN film was grown at 250°C with a constant pressure of 1 Torr. The 40 cycles of alternating precursor gases and corresponding dose/purge times were trimethyl-aluminum (0.02/7s) and nitrogen plasma (10/7s). Sputtered Cr/Au (20nm/80nm) was used to define the gate, source and drain contacts. Large 100x100µm GaN MOSFETs were used to characterize the effects of annealing the gate dielectric. The devices were exposed to the defined annealing temperature for 15 minutes in a nitrogen rich environment.

EXPERIMENTAL RESULTS

Electrical measurements of the MOSFET were obtained after each annealing temperature to track the improvement and degradation of the gate dielectric. The GaN MOSFET exhibited enhancement-mode behavior with a threshold voltage of ~1V. The transfer characteristics, shown in Figure 2a, were examined as the gate dielectric was improved through temperature activation. The peak current density was increased up to an annealing temperature of 500°C through improvement of the gate dielectric and source and drain contacts. The tunneling contact resistance of the source and drain improved as the annealing temperature increased. However, beyond the optimal gate dielectric annealing temperature, the MOSFET was severely degraded as the current density was decreased. The reverse gate leakage current (Figure 2b) was a strong indication when the gate dielectric and GaN interface was unable to withstand the annealing temperature. All annealing temperatures up to 500°C maintained a low reverse bias gate leakage current. However, beyond this temperature the gate leakage current
increased, which indicated the addition of unwanted interface traps along the channel.

The annealing effects of the interface traps were examined through low frequency capacitance-voltage hysteresis [3] and conductance-frequency extractions [4]. The density of interface traps extracted from the frequency response, shown in Figure 3, was minimized at 500°C. This followed the transfer characteristics discussed earlier. As the ZrO$_2$ was exposed to 550°C annealing temperatures the density of interface traps increased by >10x. This was confirmed from the extracted D$_i$ from the C-V hysteresis, shown in Table I. The annealing temperatures between 400°C and 500°C activated the dielectric without degrading the GaN interface. This maintained C-V hysteresis of ~11 mV which corresponded to interface traps ~5x10$^{10}$ eV-1 cm$^{-2}$. Similar to the conductance extraction, the hysteresis increased from 11mV to 208mV.

**TABLE I**

<table>
<thead>
<tr>
<th>Annealing Temperature</th>
<th>Hysteresis (10 kHz)</th>
<th>Interface Traps (eV$^{-1}$ cm$^{-2}$)</th>
<th>R$_C$ (Ω·cm$^2$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>No Anneal</td>
<td>23 mV</td>
<td>1.1x10$^{11}$</td>
<td>35</td>
</tr>
<tr>
<td>300°C</td>
<td>19 mV</td>
<td>9.2x10$^{10}$</td>
<td>13</td>
</tr>
<tr>
<td>400°C</td>
<td>11 mV</td>
<td>5.3x10$^{10}$</td>
<td>4.6</td>
</tr>
<tr>
<td>450°C</td>
<td>13 mV</td>
<td>6.4x10$^{10}$</td>
<td>3.8</td>
</tr>
<tr>
<td>500°C</td>
<td>11 mV</td>
<td>5.5x10$^{10}$</td>
<td>3.7</td>
</tr>
<tr>
<td>550°C</td>
<td>208 mV</td>
<td>9.9x10$^{11}$</td>
<td>2.9</td>
</tr>
</tbody>
</table>

An optimal range for the gate dielectric was determined by comparing the density of interface traps with respect to the annealing temperature, shown in Figure 4. Annealing temperatures between 400°C and 500°C minimized the interface traps while activating the gate dielectric. Through various extraction techniques of the interface traps determined the optimal annealing regime to obtain improved ZrO$_2$ on GaN properties. The reduced contact resistance was minimal compared to the enhanced interface quality along the channel. Selective low temperature deposition of the gate dielectric followed by high temperature annealing was determined to improve the channel region of the enhancement-mode GaN MOSFET.

**CONCLUSION**

Low temperature PEALD ZrO$_2$ and AlN films were incorporated into a GaN MOSFET. The annealing effects of the ZrO$_2$ gate dielectric was examined up to 550°C. Between 400°C and 500°C the interface traps were minimized which improved the peak current density to 0.18mA/mm. It was determined that annealing the device above 500°C severely degraded the MOS channel along with the MOSFET device characteristics. We have demonstrated the advantage of the incorporation of low temperature deposition followed by post fabrication annealing to improve the gate dielectric interface in GaN MOSFETs.

**REFERENCES**

[1] P. von Hauff, CS Mantech 2012, Boston