Explore
Our Mission
Board of Directors
Executive Committee
Technical Program Committee
2022 Conference Collage
Sponsors
Exhibitor
Authors
Digests
Contact
Attendee/Exhibitor Registration
Hotel Registration
Explore
Our Mission
Board of Directors
Executive Committee
Technical Program Committee
2022 Conference Collage
Sponsors
Exhibitor
Authors
Digests
Contact
Attendee/Exhibitor Registration
Hotel Registration
Wafer-level Backside Process Technology for Forming High-density VIAs and Backside Metal Patterning for 50-µm-thick InP Substrate
Takuya Tsutsumi, QSI, Cheon-An, Kyunggi-do, 31044, South Korea
Toshihiko Kosugi
Download Paper