

# A new approach for GaN normally-off power transistors: Lateral recess for positive threshold voltage

P. Waltereit\*, A. Leuther, J. Ruster, H. Czap, M. Preschle, R. Iannucci, S. Müller, M. Mikulla and O. Ambacher

Fraunhofer Institute for Applied Solid State Physics, Tullastrasse 72, 79108 Freiburg, Germany

\* phone: +49 761 5159620, fax: +49 761 515971620, e-mail: patrick.waltereit@iaf.fraunhofer.de

**Keywords:** GaN, normally-off, HEMT

## Abstract

We present a new approach for normally-off transistors based on a recess leading to a laterally induced positive threshold voltage. The fabrication process is demonstrated to yield devices with positive threshold voltage. The breakdown voltage of these devices compares well with that of equivalent normally-on devices. Future work is directed towards passivation of the devices in order to reduce the impact of surface traps on device properties.

## INTRODUCTION

The power switching market for the automotive and transport industry, consumer and household electronics, manufacturing as well as energy generation, distribution and storage is rapidly increasing. Future systems will require transistors fabricated from nitride semiconductors in order to decrease volume, weight and cooling needs as well as to increase the overall efficiency. From a safety point of view it is highly desirable to use enhancement mode devices as these automatically turn-off in case of a failure in contrast to their depletion mode counterparts.

GaN-based transistors are in general lateral devices that use the polarization-induced two-dimensional electron gas (2DEG) for electron transport which is modulated by a gate contact in between the source and drain contacts. The sheet carrier density increases with both the thickness and the Al-content in the AlGaIn/GaN heterostructure that is grown on top of a buffer layer. Hence, transistors fabricated from this materials system are usually normally-on devices.

In order to realize GaN-based normally-off transistors so far special plasma treatments [1], p-type layers underneath the gate contact [2] or a gate recess under the gate contact [3] have been pursued. These approaches have demonstrated normally-off devices but suffer from tight technological windows (epitaxy and processing) and complexities that complicate a reproducible fabrication of such normally-off devices. Plasma treatments require very elaborate optimization steps and thus cannot easily be transferred to different toolset, hence making them not suitable for production. P-type layers and a gate recess underneath the gate require a very precise control of the removal procedures




Figure 1: Schematic fabrication and operation principle of the presented normally-off transistors using a single (upper images) and double (lower images) gate contact. (a) The process starts with a planar semiconductor surface, source and drain ohmic contacts as well as an insulated gate contact. (b) A resist mask is used to define the area for the dry etch into the gates used as additional hard mask to define the etch into the semiconductor (removing the barrier partially or completely or even removing part of the GaN buffer), thus interrupting the 2DEG and leading to a blocking at zero gate bias. (c) Once a positive bias is applied to the gate charge is accumulated until the gate bias is large enough to allow a current from source to drain.




Figure 2: Fabrication process steps of a normally-off transistor with nominal recess width of 400 nm: (a) Double gate after gate metal lift-off, (b) photoresist mask opening with the two gate fingers, (c) after recess etching and resist removal and (d) cross-section showing the recess for a double gate. The recess depth is around 80 nm, thus completely removing the gate dielectric and the semiconductor barrier material.


in the access region and below the ohmic contacts respectively under the gate contact.

#### IDEA FOR NORMALLY-OFF


Here, we propose a new approach for nitride semiconductor normally-off transistors that is based on a recess etch in the source gate region in order to realize a positive threshold voltage with reduced technological complexity, see Figure 1. The process distinguished itself by a stable technological route for shifting the threshold voltage of a transistor. Starting point is a standard epitaxial and technological structure for normally-on devices having a continuous 2DEG between source and drain with an insulated gate using a dielectric layer between semiconductor and gate metal.

The normally-off behavior is achieved using a recess etch of sufficient depth on the source-side of the gate, thus interrupting the 2DEG between source and gate. At zero gate bias there is no current flowing between source and drain for applied drain bias. Driving the gate contact into positive bias leads to carrier accumulation underneath the gate region and finally a current is flowing from source to drain once the gate voltage is large enough. Optionally the recess is performed between two gate contacts (see Figure 1b) and carrier accumulation is performed utilizing the two gate contacts. In both cases a combination of a resist mask and the gate contacts as hard mask is employed for lateral definition of the recess.


For the lateral control of the recess with the self-aligned approach with two gate contacts is preferable as the recess



(a)



(b)



(c)

Figure 3: Electrical characterization of double gate test structures having a gate width of 50  $\mu\text{m}$ : (a) transfer curves at 7 V drain bias for a recess etching time of 41 s (note that the maximum drain current decreases with increasing gate separation), (b) threshold voltage vs etching time (gate dielectric and semiconductor) and (c) breakdown measurements at zero gate bias as mapping of a complete 3-inch wafer in FC-43 liquid to prevent breakdown through air.

width is defined in a single lithography step whereas the approach with a single gate and a resist layer relies on the alignment accuracy between these two layers.

#### FABRICATION PROCESS

We have realized such normally-off devices (see Figure 2) using standard epitaxial layers on 3-inch semi-




Figure 4: Output current-voltage curves of a double-gate transistor having a gate separation of 500 nm, gate width of 50  $\mu\text{m}$  and a gate-drain separation of 15  $\mu\text{m}$ .

insulating SiC substrates grown by metal-organic chemical vapor deposition (MOCVD) having a 20 nm  $\text{Al}_{0.20}\text{Ga}_{0.80}\text{N}$  barrier with a 3 nm GaN cap, a 40 nm  $\text{Al}_2\text{O}_3$  gate dielectric deposited using atomic layer deposition, TiAlNiAu-based annealed ohmic contacts and a NiAu-based gate metal. Device isolation was done using Ar ion implantation.

Single and double gates with lengths of 500 nm were defined using e-beam lithography whereas all other resist masks were fabricated using optical stepper lithography. The gate-source and gate-drain spacings are 2 and 15  $\mu\text{m}$ , respectively. More details on the basic process may be found elsewhere [4]. The recess etch was carried out using a  $\text{Cl}_2$ -based dry etch for both the gate dielectric and the semiconductor layers. The etch depth was monitored using surface profilometry and verified by scanning electron microscopy cross-sectional analysis after focused ion beam etching.

#### DEVICE CHARACTERIZATION

The impact of different lateral recess dimensions for the technological options was examined using different layouts on the same wafer whereas different recess depths were realized using different wafers, see Figure 3. We show data on double gate structures as transistors with single gates exhibit very similar behavior.

For the entire measurement region the gate current is below  $10^{-9}$  A (50  $\mu\text{m}$  gate width), evidencing that the gate dielectric is successfully working. We attribute the hysteresis of the drain current to surface traps generated by the dry etch for the recess as these samples were not passivated. The current ratio between on-state and off-state currents is around 7 orders of magnitude with on-state current densities of 250 mA/mm, the maximum drain current decreases with increasing gate separation. With increasing recess depth the threshold voltage is shifting in the positive direction in agreement with our model as presented above. Furthermore with increasing lateral dimensions we do

observe a drop in maximum current density which we attribute to high surface state density of the unpassivated recess area.

We have tested the reproducibility of our process by repeating the experiment with an etching time of 40 s for gate dielectric and semiconductor layer. The result is promising as the resulting threshold voltage is within 100 meV for three repeated wafers.

In order to investigate the high voltage robustness of our samples we have carried out breakdown measurements, see Figure 3c. For these measurements the gate bias was zero, the measurements itself were carried out in FC-43 liquid in order to prevent breakdown through air. Up to the device failure induced breakdown voltage of around 700 V the leakage currents are below  $10^{-8}$  A (50  $\mu\text{m}$  gate width) demonstrating the high voltage stability of the structures. The breakdown voltage is in good agreement with normally-on devices having Schottky gates with the same gate-to-drain distance.

Output current-voltage curves of the proposed normally-off transistors are given in Figure 4, indicating that the on-state decreases as expected with increasing gate bias. For a fixed gate bias the on-state resistance is stable up to the knee-voltage.

#### SUMMARY AND CONCLUSIONS

In summary we have presented and experimentally verified a new approach for normally-off transistors based on a recess leading to a laterally induced positive threshold voltage. Future work is directed towards passivation of the devices in order to reduce the impact of surface traps on device properties.

#### ACKNOWLEDGEMENTS

We thank the staff of the technology department of Fraunhofer IAF for fabrication of the devices.

#### REFERENCES

- [1] Y. Cai, et al., "High-performance enhancement-mode AlGaIn/GaN HEMTs using fluoride-based plasma treatment", *IEEE Electron Device Lett.*, vol. 26 (7), p. 435 (2005).
- [2] O. Hilt et al., "Normally-off High-Voltage p-GaN Gate GaN HFET with Carbon-Doped Buffer", *Proceedings of the 23rd International Symposium on Power Semiconductor Devices & IC's*, May 23-26, 2011 San Diego, CA.
- [3] J. S. Moon, et al., "Submicron enhancement-mode AlGaIn-GaN HFETs", *Device Res. Conf.*, p. 23, 2002.
- [4] P. Waltereit et al., "AlGaIn/GaN Epitaxy and Technology", *Int. J. Microwave and Wireless Technol.* 2, p. 3 (2010).

#### ACRONYMS

HEMT: High Electron Mobility Transistor  
MOCVD: Metal Organic Chemical Vapor Deposition  
2DEG: Two-Dimensional Electron Gas

