

# Fabrication technology of GaN/AlGaN HEMT slanted sidewall gates using thermally reflowed ZEP resist and $\text{CHF}_3/\text{SF}_6$ plasma etching

K. Y. Osipov, W. John, N. Kemf, S. A. Chevtchenko, P. Kurpas, M. Matalla, O. Krüger, and J. Würfl

Ferdinand-Braun-Institut, Leibniz-Institut für Höchstfrequenztechnik (FBH),  
Gustav-Kirchhoff-Str. 4, 12489 Berlin, Germany  
e-mail: [Konstantin.Osipov@fbh-berlin.de](mailto:Konstantin.Osipov@fbh-berlin.de), Tel.: +49 30 6392 3207, Fax.: +49 30 6392 2685

**Keywords:**  $\text{SiN}_x$  etch, ZEP 520A, GaN HEMT, Deep submicron gates

## Abstract

In this work we present a technology of slanted sidewall gate fabrication using ICP etching of the  $\text{SiN}_x$  passivation layer with a thermally reflowed ZEP 520A electron beam resist as etch mask. The influences of reflow time and temperature on structure size and sidewall angle are studied. Furthermore, the dependencies of  $\text{SiN}_x$  etch rate, RF bias level, and etching selectivity of the  $\text{SiN}_x$ /ZEP mask on process parameters are determined. A bulk  $\text{SiN}_x$  etch rate of  $\sim 118$  nm/min at an extremely low RF bias level of 8 V has been obtained. At these conditions  $\text{SiN}_x$ /ZEP mask selectivity is 2.5. Gate lengths of 50 to 250 nm at a gate foot sidewall slope of  $70^\circ$  have been demonstrated. Test transistors fabricated on 3" GaN/AlGaN-sapphire wafers show reproducible 50 nm and 100 nm gates with high yield.

## INTRODUCTION

Fabrication of gates is the most crucial part in field-effect transistor manufacturing due to its strong influence on device performance and reliability. Currently, the most commonly used technology for GaN-based HEMTs and MMICs is the so-called "embedded gate" process, where the gate metal is deposited into the trench opening etched in a dielectric passivation layer (usually silicon nitride,  $\text{SiN}_x$ ). The semiconductor surface properties at the bottom of the trench opening along with the semiconductor/metal interface quality decide on electrical characteristics and reliability of the transistors. Since trench etching of the dielectric layer also affects the semiconductor surface, the etching process of the dielectric needs to be carefully controlled in order to minimize detrimental effects on device performance [1]. Moreover, the trench etching should provide a trench geometry that allows for conformal metal coverage without void formation. A trapezoidal profile of the gate trench would not only improve homogeneity of metal coverage but also reduce the peak electrical field at the gate edge by forming a slant field plate. It has been shown that slant field plates can reduce dispersion effects [2]. In this work we obtained slanted profiles of the gate structures with dimensions down to 50 nm and a sidewall slope of  $70^\circ$  using resist reflow and  $\text{SiN}_x$  ICP etching processes. DC electrical results obtained from  $2 \times 125$ - $\mu\text{m}$ -wide AlGaIn/GaN HEMTs fabricated on 3 inch sapphire wafers are presented along with the on-wafer distribution of characteristic parameters.

## EXPERIMENTAL DETAILS

All preliminary tests were performed on 4 inch s.i. GaAs wafers, while verification of the technology was performed on 3 inch sapphire wafers with the following heterostructure: 1200 nm GaN buffer, followed by 18 nm undoped  $\text{Al}_{0.24}\text{Ga}_{0.76}\text{N}$  barrier and a 5 nm thick doped GaN cap layer. All wafers were passivated with 100 nm thick  $\text{SiN}_x$  films deposited at  $345^\circ\text{C}$  using a Sentech SI500D PECVD tool. The ZEP 520A (Nippon Zeon) co-polymer resist was 50% diluted, spun at 2000 rpm and subsequently baked for 3 min at  $115^\circ\text{C}$ , resulting in a final thickness of  $\sim 210$  nm. Exposure was performed using a Vistec SB251 electron beam lithography tool with an acceleration voltage of 50 kV and dose of  $65 \mu\text{C}/\text{cm}^2$ . After development the wafers were cut into  $\sim 1 \text{ cm}^2$  square samples. Reflow of the resist was performed on a calibrated hotplate at different temperatures and for a series of time intervals. After reflow, samples were etched using Sentech SI500 ICP tool. Size and profile of trench openings in  $\text{SiN}_x$  were analyzed using scanning electron microscopy (SEM).

## REFLOW OF ZEP ELECTRON BEAM RESIST

For the proper mask fabrication by thermal reflow it is essential to obtain sloped sidewalls by rounding the resist profile and to preserve or increase plasma stability of the resist [3]. Recently, for 235 nm thick ZEP 520A-7 on silicon (100) an onset of profile rounding at  $145^\circ\text{C}$  was reported [4]. In the current work, the reflow temperature was varied from 150 to  $165^\circ\text{C}$  with a step of  $5^\circ\text{C}$ . Fig. 1 shows the dependence of average feature shrinking speed on processing time for different reflow temperatures. As can be seen from the graph, for all investigated temperatures average shrinking speed is high at the beginning and it decays nearly exponentially. This kind of resist behavior provides a reliable process window when working in the time range above 10 minutes. In order to maintain high process repeatability all samples intended for etch process optimization were heated for 20 minutes. Fig. 2 shows dependencies of the sidewall slope angle in the resist and in the  $\text{SiN}_x$  trench, on the reflow process temperature. It is obvious that with

increasing reflow temperature the sidewall slope in the resist mask decreases. This directly transfers into the observed decrease of the  $\text{SiN}_x$  trench sidewall slope. Using these experimental data, it is possible to estimate process parameters, such as initial resist opening as well as reflow process temperature and duration, which are necessary for the fabrication of a gate trench with the desired length and sidewall profile. For transistor fabrication a reflow regime with a temperature of 155 °C and duration of 20 min was chosen. This regime provides a large process window and smooth edges of resist openings after reflow.




Figure 1. Average feature shrinking speed versus process time for various temperatures.




Figure 2. Angle of sidewall slopes versus reflow temperature.

## DRY ETCHING OF GATE TRENCHES

Requirements for the dry etch process comprise low bias, high degree of anisotropy and good  $\text{SiN}_x$ /mask selectivity. In order to meet these requirements, RF power level and process pressure were fixed at the lower limit of the etching tool capabilities (10 W and 2 mTorr, respectively).  $\text{CHF}_3/\text{SF}_6$  flow ratio and ICP power level were varied to optimize process conditions. As shown in Fig. 3 (a), the etch rate of  $\text{SiN}_x$  sharply increases with higher ICP power level. At 400 W ICP power the etching of a 100 nm deep trench takes ~30 s. This relatively short process time can deteriorate process repeatability. In order to avoid this, it is necessary to reduce the ICP power level. Figs. 3 (b) and (c) show a strong correlation between ICP power level, process selectivity and RF bias. In terms of bias and selectivity, it is better to use regimes with higher ICP power, but as shown above, there is a limitation by process time. The ICP power level of 300 W allows for a sufficient level of anisotropy of 2.5 and a bias level of 8 V, which satisfies the given requirements. On the left side of Fig. 4 SEM images of the slanted  $\text{SiN}_x$  trenches are shown that were obtained using the following process parameters: ICP power level 300 W, chamber pressure 2 mTorr, RF power 10 W and  $\text{CHF}_3/\text{SF}_6$  flow ratio 15. The etch rate of  $\text{SiN}_x$  for this process was 118 nm/min with a  $\text{SiN}_x$ /mask selectivity of 2.5 at a bias level of 8 V. Smooth sidewalls and bottom morphology of the trench along with a well-defined opening through the whole trench length were obtained. The right side of Fig. 4 shows SEM images of Ir/Ti/Au gates. It is clearly seen that the first layer of gate metal provides a conformal coverage of the trench region. Thus a reliable separation between the semiconductor or the  $\text{SiN}_x$  surfaces and the top metal Au is ensured.




Figure 3. Dependencies of a)  $\text{SiN}_x$  etch rate, b)  $\text{SiN}_x$ /mask selectivity and c) bias level on ICP power level for a  $\text{CHF}_3/\text{SF}_6$  flow ratio of 15.




Figure 4. SEM images of different openings in SiN<sub>x</sub> (top views, left) and cross sections of gates fabricated in corresponding trenches (right).

#### ELECTRICAL RESULTS

The compatibility of the developed process was verified with a standard AlGaIn/GaN HEMTs fabrication process. Transistors with gate lengths of 50 nm, 100 nm and 250 nm were realized on sapphire wafers with the epitaxial structure described above. It should be noted that the epitaxial structure with a gate to 2DEG distance of 23 nm is not optimal for gate lengths of 50 nm and 100 nm [5]. Strong short channel effects are expected for such a device design. Nevertheless, a verification of the uniformity and yield based on DC characteristics is possible. First, the Schottky contact quality was evaluated for all fabricated gate dimensions (Fig. 6). Measurements of the diode characteristics revealed barrier heights of  $1.2 \pm 0.1$  V together with ideality factors of  $1.6 \pm 0.2$ . This is well in accordance to what can be expected from Ir-metal contacts on GaN surfaces [6]. Figure 7 shows DC output characteristics measured for  $2 \times 125$ - $\mu\text{m}$ -wide transistors with gate lengths of 50 nm and 100 nm. The characteristics demonstrate functionality of the gates, as expected the short gate show a well pronounced short channel effect. The fabrication homogeneity of  $2 \times 50$ - $\mu\text{m}$ -wide transistors having gate lengths of 50 nm and 100 nm across the 3" wafer is shown in Fig. 8.




Figure 6. Diode characteristics for forward (top) and backward (bottom) bias conditions (gate-source and gate-drain diodes have been measured)




Figure 7. DC output characteristics of  $2 \times 125$ - $\mu\text{m}$  transistors with  $L_g=50$ nm, 100 nm and 250 nm

6  
a




Figure 8.  $I_{DS,max}$  (top) and  $V_{th}$  (bottom) distribution over wafer area for  $2 \times 50\text{-}\mu\text{m}$  transistors with  $L_g = 50\text{ nm}$  and  $L_g = 100\text{ nm}$

## CONCLUSIONS

A new process module for defining short slanted gates in AlGaIn/GaN HEMTs using resist reflow technique in combination with dry etching has been demonstrated. In detail, reflow of ZEP ebeam resist and subsequent  $\text{CHF}_3/\text{SF}_6$  based ICP etching of  $\text{SiN}_x$  was developed. Slanted gates embedded in  $\text{SiN}_x$  with lengths of 50 nm, 100 nm, and 250 nm and sidewall angles of 70 degrees were fabricated. The optimized process flow is the following:

- reflow of resist mask with initial opening sizes of 125 nm, 175 nm and 350 nm for 50 nm, 100 nm and 250 nm gates, respectively, at 155 °C for 20 min
- ICP dry etching using  $\text{CHF}_3/\text{SF}_6$  process chemistry
- Ir/Ti/Au gate metal evaporation

The developed gate process module has been verified on AlGaIn/GaN HEMTs on 3 inch sapphire substrates. The quality of gate Schottky contacts, the DC output characteristics, and the resulting fabrication yield have proven the suitability of this technology for high frequency GaN MMICs.

## ACKNOWLEDGEMENTS

The authors would like to thank L. Schellhase and S. Schulz for DC and S-parameter measurements, B. Janke for layout design, and the processing team for support. This work was supported by joint program of DAAD and Ministry of education and science of Russian Federation: “Michail-Lomonosov-Forschungsstipendien und –aufenthalte”.

## REFERENCES

- [1] K. Hataya, H. Miyamoto, T. Nakayama, *et.al*, Influence of dry etching on nitride semiconductor Schottky characteristics, Future of Electron Devices, 2004. International Meeting for Proc., 71-72, 26-28 July 2004.
- [2] Y. Pei, Z.Chen, D. Brown, S. Keller, S.P. Denbaars, U.K. Mishra, Deep submicrometer AlGaIn/GaN HEMTs with slant field plates, IEEE Electron Dev. Lett., Vol 30(4), 328-330, April 2009.
- [3] “Hardbake of Photoresist Structures.” MicroChemicals, October 17, 2012. <[http://www.microchemicals.eu/technical\\_information/hardbake\\_photoresist.pdf](http://www.microchemicals.eu/technical_information/hardbake_photoresist.pdf)>.
- [4] B. P. Downey, D. J. Meyer, R. Bass, D. S. Katzer and S. C. Binari, Thermally reflowed ZEP 520A for gate length reduction and profile rounding in T-gate fabrication, J. Vac. Sci. Technol. B, Vol. 30(5), 051603-1 – 051603-5, Sept/Oct 2012.
- [5] M. B. Das, A high-aspect-ratio design approach to millimeter-wave HEMT’s, IEEE Trans. on Electron Dev., Vol 32(1), 11–17, January 1985.
- [6] R. Lossy, H. Blank and J. Wurfl, Reliability studies on GaN HEMTs with sputtered Iridium gate module, Microelectronics Reliability, Vol. 52, 2144–2148, August 2012.

## ACRONYMS

- HEMT: High Electron Mobility Transistor  
 ICP: Inductively Coupled Plasma  
 RF: Radio Frequency  
 DC: Direct Current