

# Low Leakage High Breakdown GaN MOSHEMTs on Si with a ZrO<sub>2</sub> Gate Dielectric

Huaxing Jiang, Chao Liu, Yuying Chen, Chak Wah Tang, and Kei May Lau\*

Department of Electronic and Computer Engineering,  
Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong  
e-mail: [EEKMLAU@UST.HK](mailto:EEKMLAU@UST.HK), Phone: +852-2358-7049

**Keywords:** ZrO<sub>2</sub>, leakage current, GaN, MOSHEMT

## Abstract

This paper reports on high voltage GaN metal-oxide-semiconductor high electron mobility transistors (MOSHEMTs) on Si using a ZrO<sub>2</sub> gate dielectric. As a result of the high-quality ZrO<sub>2</sub>/AlGa<sub>0.25</sub>N interface and high dielectric constant of the ZrO<sub>2</sub>, the AlGa<sub>0.25</sub>N/GaN MOSHEMTs with a 30 nm gate dielectric exhibit a high on/off current ratio of  $1.5 \times 10^{10}$ , a steep subthreshold slope of 67 mV/dec, and a small hysteresis of ~0.1 V. The MOSHEMTs with a gate-drain distance of 20  $\mu\text{m}$  show a high breakdown voltage of 980 V at a drain leakage current of 1  $\mu\text{A}/\text{mm}$ .

## INTRODUCTION

A high quality gate dielectric is one of the key elements to enable GaN-based metal-oxide-semiconductor high electron mobility transistors (MOSHEMTs) as reliable and energy-efficient power switches. MOSHEMTs with high- $k$  gate dielectrics such as Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> have been investigated extensively [1-3], showing excellent device performance. Nevertheless, the dielectric constant of Al<sub>2</sub>O<sub>3</sub> is still not high enough and the dielectric quality of HfO<sub>2</sub> on GaN needs further improvement. Alternatively, ZrO<sub>2</sub>, which has a much higher dielectric constant than Al<sub>2</sub>O<sub>3</sub>, has attracted increasing research interest over recent years as the gate insulator for GaN MOSHEMTs [4-7].

Although ZrO<sub>2</sub> can be formed by various methods, ZrO<sub>2</sub> prepared by atomic layer deposition (ALD) shows the best dielectric quality. Nevertheless, the devices with a ZrO<sub>2</sub> gate dielectric in most of the previous reports still show relatively high leakage current and/or high density interface trap states, since the deposition conditions of ZrO<sub>2</sub> play an important role in the film properties and interface quality. To our knowledge, there are still limited results on GaN MOSHEMTs with the ZrO<sub>2</sub> gate dielectric showing low leakage and high breakdown performance.

In this paper, we present the device results of MOSHEMTs using ZrO<sub>2</sub> as the gate dielectric with superior gate stack quality. Low leakage current, high breakdown voltage, and minimal hysteresis have been obtained simultaneously.




Fig. 1. Cross-sectional schematic of fabricated GaN MOSHEMTs.

## DEVICE STRUCTURE AND FABRICATION PROCESS

Fig. 1 shows the cross-sectional schematic of the fabricated GaN MOSHEMTs. The employed epitaxial structure was grown on a 6-inch n-type Si (111) substrate by MOCVD, including a 1  $\mu\text{m}$  step-graded AlGa<sub>0.25</sub>N buffer, a 2.5  $\mu\text{m}$  carbon-doped GaN buffer, a 0.5  $\mu\text{m}$  undoped GaN channel, a 1 nm AlN spacer, a 20 nm Al<sub>0.25</sub>Ga<sub>0.75</sub>N barrier, and a 5 nm *in-situ* SiN cap. The device fabrication started with source/drain ohmic metallization, followed by a 100 nm plasma enhanced chemical vapor deposition (PECVD) SiN passivation. The device isolation was performed using argon implantation. The gate window was opened by removing both the PECVD SiN and *in-situ* SiN using a low power inductively coupled plasma (ICP) dry etching. After the barrier surface was cleaned by an HCl-based solution, a 30 nm ZrO<sub>2</sub> gate dielectric was deposited by ALD at 200°C. Then, the gate metal was formed by e-beam evaporation using a Ni/Au-based metal stack and the device was passivated with another 300 nm PECVD SiN. Finally, the Al-based pad metal was deposited. For comparison, a control sample with a Schottky-gate HEMT structure was also fabricated using the same as-grown wafer and the same process, except for the ZrO<sub>2</sub> deposition step. The devices discussed in this paper feature a gate foot length ( $L_G$ ) of 2  $\mu\text{m}$ , a gate head length of




Fig. 2. Double sweep transfer characteristics of the MOSHEMTs and reference HEMTs at a  $V_{DS}$  of 10 V.




Fig. 3. Output characteristics of the MOSHEMTs and HEMTs.




Fig. 4. Off-state drain and gate leakage current versus drain bias of the MOSHEMTs and HEMTs.

6  $\mu\text{m}$ , a gate-source distance ( $L_{GS}$ ) of 3  $\mu\text{m}$ , a gate-drain distance ( $L_{GD}$ ) of 20  $\mu\text{m}$ , and a gate width ( $W_G$ ) of 200  $\mu\text{m}$ .




Fig. 5. Off-state  $I_D$ - $V_{DS}$  of the MOSHEMT with a gate bias of -10 V.




Fig. 6. Benchmarking of on/off current ratio versus off-state leakage current for MOSHEMTs with various high- $k$  gate dielectrics.

## DEVICE RESULTS AND DISCUSSION

Fig. 2 plots the double sweep transfer characteristics of a typical MOSHEMT and HEMT. The MOSHEMT exhibits an off-state  $I_D$  as low as  $3 \times 10^{-8}$  mA/mm, resulting in an on/off current ratio of  $1.5 \times 10^{10}$ , which is six orders higher than that of the HEMT. The MOSHEMT also shows a steep subthreshold slope of 67 mV/dec, as well as a negligible hysteresis of  $\sim 0.1$  V, indicating a high-quality  $\text{ZrO}_2/\text{AlGaIn}$  interface and efficient gate control over the channel. Moreover, the threshold voltage of the MOSHEMTs shift only -1.2 V with respect to that of the HEMT even though the gate dielectric is 30 nm thick, suggesting a strong capacitive coupling effect of the  $\text{ZrO}_2$  and a low density of charges inside the  $\text{ZrO}_2$  or at the  $\text{ZrO}_2/\text{AlGaIn}$  interface. Fig. 3 compares the output characteristics of the MOSHEMTs and HEMTs. The  $I_{DS}$  of the MOSHEMT is 30% higher than that of the HEMT at a  $V_{GS}$  of 2 V. The specific on-resistance of the MOSHEMT is only 3.5  $\text{m}\Omega\cdot\text{cm}^2$ . The off-state  $I_D$  and  $I_G$  as a function of drain bias  $V_{DS}$  are shown in Fig. 4. The  $I_D$  and  $I_G$  of the MOSHEMT are as low as  $\sim 1.6$  nA/mm and  $\sim 0.5$  nA/mm,

respectively, at a  $V_{DS}$  of 200 V and a  $V_{GS}$  of -10 V, four orders lower than those of the HEMT. The off-state breakdown voltage  $V_{DS}$  determined at an  $I_D$  of 1  $\mu\text{A}/\text{mm}$  is as high as 980 V, indicating the effective leakage blocking capability of the MOS gate stack and good management of the peak electric field at the gate edge of the drain side. Fig. 6 benchmarks the on/off current ratio versus off-state drain leakage current of MOSHEMTs in this work with other state-of-the-art MOSHEMTs using high- $k$   $\text{Al}_2\text{O}_3$  and  $\text{HfO}_2$  gate dielectrics reported in the literature. The devices in this work exhibit an excellent on/off current ratio and low leakage current.

## CONCLUSIONS

We have successfully demonstrated low leakage, high breakdown GaN MOSHEMTs on Si using a  $\text{ZrO}_2$  gate dielectric. The devices showed minimal hysteresis, a steep subthreshold slope, and high leakage-blocking capability. The results suggest that  $\text{ZrO}_2$  by ALD is a promising candidate as the gate dielectric in GaN MOSHEMTs for efficient power switching applications.

## ACKNOWLEDGEMENTS

This work was supported by the Research Grants Council (RGC) theme-based research scheme (TRS) of the Hong Kong Special Administrative Region Government under grant T23-612/12R. The authors thank the staff of the Nanosystem Fabrication Facility (NFF) at the Hong Kong University of Science and Technology for their technical support.

## REFERENCES

- [1] J. J. Freedman, T. Kubo, and T. Egawa, "High Drain Current Density E-Mode  $\text{Al}_2\text{O}_3/\text{AlGaIn}/\text{GaIn}$  MOSHEMT on Si With Enhanced Power Device Figure-of-Merit  $4 \times 10^8 \text{ V}^2\Omega^{-1}\text{cm}^{-2}$ ," *Electron Devices, IEEE Transactions on*, vol. 60, pp. 3079-3083, 2013.
- [2] X. Liu, C. Zhan, K. W. Chan, M. H. S. Owen, W. Liu, D. Z. Chi, *et al.*, "AlGaIn/GaN Metal-Oxide-Semiconductor High-Electron-Mobility Transistors with a High Breakdown Voltage of 1400 V and a Complementary Metal-Oxide-Semiconductor Compatible Gold-Free Process," *Japanese Journal of Applied Physics*, vol. 52, p. 04CF06, 2013.
- [3] C. Liao, X. Zou, C. W. Huang, J. Wang, K. Zhang, Y. Kong, *et al.*, "Low Interface Trap Densities and Enhanced Performance of AlGaIn/GaN MOS High-Electron-Mobility Transistors Using Thermal Oxidized  $\text{Y}_2\text{O}_3$  Interlayer," *IEEE Electron Device Letters*, vol. 36, pp. 1284-1286, 2015.
- [4] S. Rai, V. Adivarahan, N. Tipirneni, A. Koudymov, J. Yang, G. Simin, *et al.*, "Low Threshold-14 W/mm  $\text{ZrO}_2/\text{AlGaIn}/\text{GaIn}$  Metal-Oxide-Semiconductor

Heterostructure Field Effect Transistors," *Japanese Journal of Applied Physics*, vol. 45, p. 4985, 2006.

- [5] G. Ye, H. Wang, S. Arulkumaran, G. I. Ng, R. Hofstetter, Y. Li, *et al.*, "Atomic layer deposition of  $\text{ZrO}_2$  as gate dielectrics for AlGaIn/GaN metal-insulator-semiconductor high electron mobility transistors on silicon," *Applied Physics Letters*, vol. 103, p. 142109, 2013.
- [6] R. Stoklas, D. Gregušová, K. Hušeková, J. Marek, and P. Kordoš, "Trapped charge effects in AlGaIn/GaN metal-oxide-semiconductor structures with  $\text{Al}_2\text{O}_3$  and  $\text{ZrO}_2$  gate insulator," *Semiconductor Science and Technology*, vol. 29, p. 045003, 2014.
- [7] T. J. Anderson, V. D. Wheeler, D. I. Shahin, M. J. Tadjer, A. D. Koehler, K. D. Hobart, *et al.*, "Enhancement mode AlGaIn/GaN MOS high-electron-mobility transistors with  $\text{ZrO}_2$  gate dielectric deposited by atomic layer deposition," *Applied Physics Express*, vol. 9, p. 071003, 2016.

## ACRONYMS

MOSHEMTs: Metal-Oxide-Semiconductor High Electron Mobility Transistors  
MOCVD: Metal-Organic Chemical Vapor Deposition  
PECVD: Plasma-Enhanced Chemical Vapor Deposition  
ICP: Inductively Coupled Plasma  
ALD: Atomic Layer Deposition

