

High quality AlGa_N/Ga_N HEMT for RF applications on cold-split thinned 4H-SiC substrates

S. Leone^{1,a}, B. J. Godejohann¹, P. Brueckner¹, L. Kirste¹, C. Manz¹, M. Swoboda², C. Beyer², J. Richter², R. Quay¹

¹Fraunhofer Institute for Applied Solid State Physics (IAF), Tullastrasse 72, 79108 Freiburg, Germany
e-mail: ^astefano.leone@iaf.fraunhofer.de, tel: +49 761 5159262.

²Sillectra GmbH, Manfred-von-Ardenne-Ring 20, 01099 Dresden, Germany

Keywords: HEMT, MOCVD, Cold-split, RF device

Abstract

AlGa_N/Ga_N High Electron Mobility Transistors (HEMT) for RF application have been manufactured on SiC substrates thinned with a cold-split method, which allows a cost-effective wafering process. A properly tuned epitaxial growth process allowed depositing very uniform epitaxial layers, and the devices realized on those layers exhibited state of the art characteristics of HEMTs realized on standard substrates. This constitutes a successful first step for introducing an alternative wafering technology which significantly decreases material costs for SiC devices – without device performance degradation. It also proves the robustness of the epitaxial process and its adaptability to thinner SiC substrates.

INTRODUCTION

High frequency power electronics based on AlGa_N/Ga_N HEMTs have been developing very fast in the last years. These devices target fast and efficient transmissions of high volume of data, where low power losses are important [1]. The fields of application range from high-speed mobile communication to technology for space applications. These devices are manufactured on semi-insulating 4H-Silicon Carbide (S.I. 4H-SiC) substrates, because they offer excellent thermal conductance, which is crucial to dissipate the heat generated during operation [2]. The realization of these devices is costly, due to high level of technology and materials required, with the substrate having the largest impact on cost. Although the value of these transistors is really high, outperforming what is achieved with other compound semiconductors [3], the final cost of a device may be seen as a limitation in their widespread use.

Several techniques have been developed in the last years in order to remove the epitaxial layers stack from the substrate, which can then be either recycled (as in the case of Ga_N substrates) or completely eliminated (as done for silicon or sapphire). These techniques consist in the lift-off of the Ga_N epilayers through laser lift-off [4], etching of thin intermediate layers such as InGa_N [5], lift-off through the detachment of weakly bonded h-BN layers [6], or with

chemical etching of the substrate (e.g. silicon) [7]. Although all of the abovementioned techniques could be applied also in the case of RF AlGa_N HEMT structures employed in this study, they would all lack the unique advantages given by the semi-insulating 4H-SiC substrates, with their hardness, chemical inertness, high resistivity, and high thermal conductance. Therefore it is reasonable to not remove the substrate, rather to keep it but with the minimal thickness required and possibly with a lower cost.

A typical AlGa_N/Ga_N HEMT is manufactured on a 500 μm thick 4" S.I. 4H-SiC substrate. Once the epitaxial layers are deposited and the whole device structure is realized, the substrate is thinned down to approximately 100 μm. That means that 400 μm of valuable SiC material is lost during the back side grinding process. In this study we would like to demonstrate that by replacing back side grinding with a laser assisted splitting technology, these 400 μm of unwanted SiC material can be utilized for a second device run.

Sillectra GmbH developed the Cold Split process [8], which allows slicing directly 50-500 μm thick SiC substrates



Fig. 1: Full view of the split off 100 μm thin 4" wafer.




Fig. 2: Side view of the split off thin wafer. Polished side down, split side up. The average thickness is 95 μm .

from a boule or a wafer with a total loss after CMP of less than 100 μm . In this study, an initially 500 μm thick standard semi-insulating SiC wafer was thinned using Cold Split. In Figure 1 the resulting 100 μm thick split off wafer can be seen, as well as a cross section image in figure 2 (please note that the Si-side was split off). The remaining part of the wafer became the starting point that can be used as another substrate for device manufacturing in this study. The wafer was ground and CMP polished using standard industry processes. After that, the wafer had a thickness of 350 μm .

In this way the cost of the substrate can be dramatically reduced, because the formerly ground-down SiC material during backside thinning is now used as substrate for a full second device run. This potentially doubles the device output of a single SiC wafer and would almost halve the SiC material cost per device.

In this work we demonstrate the feasibility of every step of a transistor production on the thinner initial SiC wafer derived by the Cold Split process. We will show that only minor adaptations are required to achieve state-of-the-art




Fig. 3: Epitaxial layers sequence used for all the growth experiments for a AlGaIn/GaN HEMT structure

characteristics of the final devices. This validates the use of Cold Split instead of traditional back side grinding to dramatically lower the overall costs of AlGaIn/GaN HEMT on SiC and boost their utilization in the RF device market.

EXPERIMENTS AND RESULTS

Commercial 4" S.I. 4H-SiC substrates, 500 μm thick, from two different vendors (A and B), were thinned down to 350 μm either with the cold-split process or with mechanical grinding. The thinned substrates were then polished to an epi-ready status through chemical-mechanical polishing (CMP).

The substrates were analyzed with different characterization techniques. Optical microscopy with Nomarski differential-interference contrast (NDIC) and atomic force microscopy in tapping mode (AFM) showed that the CMP substrate was ready for the epitaxial growth. Defect density estimated through optical inspection did not show any deviation from standard substrates, if not for a higher density of micropipes in the substrate from vendor A. The bow and warpage of the wafers was within 10 μm , independently from the thinning procedure, and comparable with a standard 500 μm -thick substrate.

The epitaxial growth was performed in a multi-wafer MOCVD reactor. The typical stack of layers for the targeted transistors, consist of a thin AlN nucleation layer for lattice matching of the GaN layers on the SiC substrate, followed by a highly resistive buffer of iron doped GaN [9], then an undoped GaN layer serving as channel, and finally a thin barrier layer of AlGaIn, protected by a thin GaN cap (Figure 3). The use of thin substrates for a hetero-epitaxial growth process may be a challenge, due to the different strain for the different crystalline materials grown atop each other, which generate compressive or tensile strain. Indeed the wafer tends to bow during the epitaxial growth; a large bow is




Fig. 4: 00.4 $\Theta/2$ Θ -scans on an HEMT structure deposited on cold-split thinned substrate

detrimental both for the epitaxial growth and for the device processing. Usually thick substrates offer a mechanically stable base to grow a stack of different epitaxial layers, keeping the final bow of the whole wafer low (below 30 μm). In the epitaxial growth process, we have tuned the thickness of the AlN nucleation layer to influence the wafer bow during growth. In this way, not only devices can be manufactured without issues, but at the same time the temperature uniformity of each wafer during the epitaxial growth could be kept low. In fact, temperature differences above 2-3 K across the whole wafer can impact negatively both the thickness of each epitaxial layer, and the composition of the alloys, such as the AlGa N barrier. For this purpose, not only it was beneficial to keep a low wafer bow during the growth, but also the adaptation of convex-shaped wafer holders in the MOCVD reactor, assured temperature variations below 2K within wafer.

These optimizations led to very uniform epitaxial layers, as indicated by HRXRD measurements of the thickness and composition of the AlGa N barrier and Ga N cap (Figure 4), whereas the center-edge difference was: 0.2 nm in thickness, below 1% in the Al-content. Slight differences were found between the wafers supplied by the two vendors, with the wafers from vendor A having a thicker barrier but lower Al content. Measurements of the sheet resistance also proved the layer uniformity with standard deviation below 1.5% on an average value of 410 Ohm/sq for vendor B (Figure 5). The wafers from vendor A resulted in a higher average sheet resistance of 427 Ohm/sq and a standard deviation of 2 to 3%. The analysis with optical microscopy did not show any irregularities in the typical surface morphology, and showed a very low defect density, typical for this epitaxial structure. Even the surface roughness measured with AFM resulted in roughness value below 0.3 nm on a 10x10 μm^2 scale, which




Fig. 5: Sheet resistance map of a HEMT structure, deposited on a cold-split thinned substrate. Average value of 413 Ohm/sq, with a standard deviation of 1.2%.




Fig. 6: 10x10 μm^2 scans by AFM of a thinned substrate: a) before the epitaxial growth (RMS = 0.12 nm); b) after the epitaxial growth (RMS = 0.27 nm).

is also typical (Figure 6). Last but not least, the bow and warpage of the 2 μm -thick epi layer was below 30 μm (Figure 7), which allowed the wafers to be processed at a device level.

Device processing is carried out using both electron-beam and stepper lithography. It involves isolation by implantation and alloyed Ti/Al-based ohmic contacts optimized for low contact resistance (below 0.25 Ohm $\times\text{mm}$) and smooth edges for improved marker recognition. The gate is defined by electron beam lithography. As a key element for high speed operation the gate head is designed to achieve low parasitic capacitances. Si N passivation




Fig. 7: Bow and Warp of a thinned substrate: a) before the epitaxial growth (bow = -2 μm , warp = 10 μm); b) after the epitaxial growth (bow = -10 μm , warp = 18 μm).




Fig. 8: Sheet resistance on wafer for the same HEMT structure on different substrates: std. = standard 500 μm ; vendor A and B, thinned to 350 μm either by cold-split or mechanical grinding.

optimized for low current dispersion and thermal stability is deposited. Furthermore, fabrication of integrated circuits comprises processing of NiCr thin film resistors, MIM capacitors, interconnect metals, electroplated Au airbridges, and inductors.

The GaN10 technology, with submicron source-gate and gate-drain spacings, exhibits good uniformity across individual wafers, as well as high repeatability between several wafers in a single batch or even between different processing batches. The achieved saturation currents were estimated to a value of 1.5 A/mm. The extracted maximum DC-gm on PCM-transistors were beyond 500mS/mm.

The overall results exhibited that no differences in the electrical characteristics of the transistors exist between those made on a standard 500 μm -thick substrate and those made on the substrates thinned, either with the cold-split process at Siltecta, or by mechanical grinding. It is noteworthy saying that the wafers thinned with the cold-split process showed a lower standard deviation for several electrical characteristics (Figure 8).

CONCLUSIONS

4H-SiC S.I. substrates thinned with a cold-split process have been used to deposit a AlGaIn/GaN HEMT structure, and devices have been fabricated. The quality of the epitaxial layer and the electrical characteristics are perfectly comparable with similar layers deposited on standard thicker substrates. This proves that thinner SiC substrates can be used successfully with minor tuning of the epitaxial growth process, without any deterioration of the transistors.

Thanks to the high cost effectiveness of substrates yielded with the cold-split process, and to the maintained characteristics of transistors deposited on these substrates, AlGaIn/GaN HEMT on SiC can win a substantial gain in the market of RF devices.

ACKNOWLEDGEMENTS

The authors would like to thank all the colleagues at IAF who have helped in the material preparation, characterization and wafer processing.

REFERENCES

- [1] R. Quay, D. Schwantuschke, E. Ture, F. van Raay, C. Friesicke, S. Krause, S. Müller, S. Breuer, B. Godejohann, P. Brückner, Phys. Status Solidi A, 1700655 (2018).
- [2] J. T. Chen, J. W. Pomeroy, N. Rorsman, C. Xia, C. Virojanadara, U. Forsberg, M. Kuball, E. Janzén, J. Cryst. Growth 428, 54 (2015).
- [3] Y.F. Wu, D. Kapolnek, J. P. Ibbetson, P. Parikh, B. P. Keller, and U. K. Mishra, IEEE Transactions on Electronic Devices, 48, 586 (2001).
- [4] R. Delmdahl, R. Paetzl, J. Brune, R. Senczuk, C. Gossler, R. Moser, M. Kunzer, U. T. Schwarz, Phys. Status Solidi A, 1–6 (2012).
- [5] C. Youtsey, R. McCarthy, R. Reddy, K. Forghani, A. Xie, E. Beam, J. Wang, P. Fay, T. Ciarkowski, E. Carlson, L. Guido, Phys. Status Solidi B 254, 8, 1600774 (2017).
- [6] N. R. Glavin, K. D. Chabak, E. R. Heller, E. A. Moore, T. A. Prusnick, B. Maruyama, D. E. Walker Jr., D. L. Dorsey, Q. Paduano, M. Snure, Adv. Mater. 29, 1701838 (2017)
- [7]. S. Mhedhbi, M. Lesecq, P. Altuntas, N. Defrance, Y. Cordier, B. Damilano, G. Tabares Jimenez, A. Ebongue, V. Hoel, Phys. Status Solidi A, 214, 1600484 (2017).
- [8] M. Swoboda, C. Beyer, R. Rieske, W. Drescher, J. Richter, Laser Assisted SiC Wafering Using COLD SPLIT, Materials Science Forum 897, pp. 403-406, 2017.
- [9] S. Leone, F. Benkhelifa, L. Kirste, C. Manz, S. Mueller, R. Quay, T. Stadelmann, Phys. Status Solidi B, 1700377 (2017).

ACRONYMS

HEMT: High Electron Mobility Transistor
 S.I.: Semi-insulating
 HRXRD: High resolution X-ray diffraction
 MIM: Metal-Insulator-Metal
 MOCVD: Metallorganic Chemical Vapor Deposition