

# Developments of Ga<sub>2</sub>O<sub>3</sub> Electronic Devices for Next-Generation Power Switching

M. Higashiwaki<sup>1</sup>, M. H. Wong<sup>1</sup>, K. Konishi<sup>2,1</sup>, C.-H. Lin<sup>1</sup>, N. Hatta<sup>3</sup>, K. Yagi<sup>3</sup>, K. Goto<sup>4,2</sup>,  
K. Sasaki<sup>4</sup>, A. Kuramata<sup>4</sup>, S. Yamakoshi<sup>4</sup>, H. Murakami<sup>2</sup>, and Y. Kumagai<sup>2</sup>

<sup>1</sup> National Institute of Information and Communications Technology, Koganei, Tokyo 184-8795, Japan

<sup>2</sup> Department of Applied Chemistry, Tokyo University of Agriculture and Technology, Koganei, Tokyo 184-8588, Japan

<sup>3</sup> SICOXS Corporation, Chiyoda, Tokyo 101-8629, Japan

<sup>4</sup> Tamura Corporation, Sayama, Saitama 350-1328, Japan

Phone: +81-42-327-6092, E-mail: mhigashi@nict.go.jp

**Keywords:** Gallium oxide, Ga<sub>2</sub>O<sub>3</sub>, power device, transistor, Schottky barrier diode

## Abstract

Gallium oxide (Ga<sub>2</sub>O<sub>3</sub>) has been gaining considerable attention as a representative of ultra-wide bandgap semiconductors. This paper introduces our state-of-the-art Ga<sub>2</sub>O<sub>3</sub> device technologies developed for applications to future power switching electronics.

## INTRODUCTION

In the past five years or so, gallium oxide (Ga<sub>2</sub>O<sub>3</sub>) has been recognized as a new ultra-wide bandgap semiconductor and become an active R&D field [1]. The motivation for device development is often inspired by its unique material properties based on the extremely large bandgap of 4.5 eV [2] and availability of large-size, high-quality, affordable single-crystal wafers produced from melt-grown bulks [3]. However, Ga<sub>2</sub>O<sub>3</sub> electronic devices are still at a primitive stage of R&D and thus remain far less mature than GaN and SiC devices. We have been pursuing pioneering R&D of Ga<sub>2</sub>O<sub>3</sub> transistors and diodes, and significant progress has been made in the last few years.

In this paper, we will present our current Ga<sub>2</sub>O<sub>3</sub> MOSFET and SBD technologies developed for applications to power electronics.

## Ga<sub>2</sub>O<sub>3</sub> MOSFET

### Lateral Ga<sub>2</sub>O<sub>3</sub> MOSFET

Figure 1 shows a schematic cross section of a lateral Ga<sub>2</sub>O<sub>3</sub> MOSFET with an FP [4]. An unintentionally-doped Ga<sub>2</sub>O<sub>3</sub> layer with a thickness of 300 nm was grown on an Fe-doped semi-insulating β-Ga<sub>2</sub>O<sub>3</sub> (010) substrate by molecular beam epitaxy. The *n*-Ga<sub>2</sub>O<sub>3</sub> channel layer and *n*<sup>+</sup>-Ga<sub>2</sub>O<sub>3</sub> ohmic regions were fabricated by employing Si-ion (Si<sup>+</sup>) implantation doping. The implanted Si atom densities in the channel layer and the ohmic regions were 3×10<sup>17</sup> and 5×10<sup>19</sup> cm<sup>-3</sup>, respectively.

Figure 2 shows DC drain current–voltage (*I<sub>d</sub>*–*V<sub>d</sub>*) characteristics at room temperature. The maximum *I<sub>d</sub>* was 78 mA/mm at a gate voltage (*V<sub>g</sub>*) of +4 V, and an off-state breakdown voltage (*V<sub>br</sub>*) reached to 755 V. A leakage *I<sub>d</sub>* in

the off-state was less than lower limitation of our measurement setup, leading to a large *I<sub>d</sub>* on/off ratio of over nine orders of magnitude. From comparison between DC and pulsed *I<sub>d</sub>*–*V<sub>d</sub>* curves as shown in Fig. 3, it turned out that the FP-MOSFETs showed negligibly small DC–RF dispersion in output characteristics. Stable high-temperature operation was confirmed up to 300°C; *I<sub>d</sub>*–*V<sub>d</sub>* characteristics evolved smoothly with no kink or abrupt change in behavior by increasing operation temperature.




Fig. 1. Schematic cross section of lateral Ga<sub>2</sub>O<sub>3</sub> FP-MOSFET.




Fig. 2. DC *I<sub>d</sub>*–*V<sub>d</sub>* characteristics of lateral Ga<sub>2</sub>O<sub>3</sub> FP-MOSFET.




Fig. 3. Comparison between DC and pulsed  $I_d$ - $V_d$  characteristics of lateral  $\text{Ga}_2\text{O}_3$  FP-MOSFET.

#### Single-crystal $\text{Ga}_2\text{O}_3$ /polycrystalline SiC bonding wafer

We characterized the channel temperature in the FP-MOSFET by comparing pulsed  $I_d$ - $V_d$  with DC one, together with device simulation [5]. A large thermal resistance of  $48 \text{ mm}\cdot\text{K}/\text{W}$  was extracted at room temperature as expected from the low thermal conductivity of  $\text{Ga}_2\text{O}_3$ , indicating that efficient heat extraction from the active region will play a critical role in improving device performance and reliability.

To solve the poor heat dissipation issue of  $\text{Ga}_2\text{O}_3$  devices during high-power operation, we recently developed direct wafer-bonding technology of a single-crystal  $\text{Ga}_2\text{O}_3$  and a polycrystalline SiC [6]. Figure 4 shows a photograph of a single-crystal  $\text{Ga}_2\text{O}_3$ /polycrystalline SiC bonding wafer. The wafer had a large bonding strength at the interface, which was at least comparable with the  $\text{Ga}_2\text{O}_3$  bulk strength. The effective thermal conductivity of the bonding wafer increases with decreasing the  $\text{Ga}_2\text{O}_3$  thickness as shown in Fig. 5 and reaches to values comparable with those of Si and GaN at the thicknesses of about 20 and 10  $\mu\text{m}$ , respectively. We also confirmed that the electrical conductivity at the bonding interface was sufficiently small. These results indicate that the wafer bonding can be one of the effective techniques for future developments of high-power  $\text{Ga}_2\text{O}_3$  devices.




Fig. 4. Photograph of single-crystal  $\text{Ga}_2\text{O}_3$  (upper,  $630\text{-}\mu\text{m}$  thick)/polycrystalline SiC (lower,  $350\text{-}\mu\text{m}$  thick) bonding wafer.




Fig. 5.  $\text{Ga}_2\text{O}_3$  thickness dependence of effective thermal conductivity of the bonding wafer. The solid line is given by the following equation:

$$\lambda_{\text{total}} = (t_{\text{Ga}_2\text{O}_3} + t_{\text{SiC}}) / (t_{\text{Ga}_2\text{O}_3}/\lambda_{\text{Ga}_2\text{O}_3} + t_{\text{SiC}}/\lambda_{\text{SiC}}),$$

where  $\lambda$  is the thermal conductivity, and  $t$  is the thickness.

#### Vertical $\text{Ga}_2\text{O}_3$ MOSFET

For high-voltage and high-power applications, vertical device structures are preferred since they can utilize the device chip area more efficiently than the lateral devices. Recently, we fabricated vertical depletion-mode  $\text{Ga}_2\text{O}_3$  MOSFETs schematically illustrated in Fig. 6 [7]. A Si-doped  $n\text{-Ga}_2\text{O}_3$  drift layer with an electron density ( $n$ ) of  $3 \times 10^{16} \text{ cm}^{-3}$  was grown on a Sn-doped  $n^+\text{-Ga}_2\text{O}_3$  (001) substrate by HVPE. In the vertical MOSFET structure, the source was electrically isolated from the drain by a current blocking layer except at an aperture opening through which  $I_d$  was conducted. The current blocking layer was fabricated by Mg-ion ( $\text{Mg}^{++}$ ) implantation doping, followed by the activation annealing at  $1000^\circ\text{C}$  in  $\text{N}_2$  gas atmosphere. Both Si-doped  $n\text{-Ga}_2\text{O}_3$  channel ( $\text{Si}=3 \times 10^{17} \text{ cm}^{-3}$ ,  $0.3\text{-}\mu\text{m}$ -thick box profile) and  $n^+\text{-Ga}_2\text{O}_3$  source contact regions ( $\text{Si}=5 \times 10^{19} \text{ cm}^{-3}$ ,  $0.15\text{-}\mu\text{m}$ -thick box profile) were formed by implantation doping, as was the case of the lateral FP-MOSFETs. A  $50\text{-nm}$ -thick  $\text{Al}_2\text{O}_3$  gate dielectric was then formed by plasma atomic layer deposition and patterned for source electrode window openings. Annealed Ti/Au was used for the source/drain ohmic electrodes, while Ti/Pt/Au formed the gate electrode.

Figure 7 shows the room-temperature DC  $I_d$ - $V_d$  characteristics of the vertical MOSFET with a gate-source spacing of  $5 \mu\text{m}$ , a source width of  $200 \mu\text{m}$ , a gate-current blocking layer overlap of  $2.5 \mu\text{m}$ , an aperture length of  $15 \mu\text{m}$ , and an aperture width of  $200 \mu\text{m}$ . Despite a large  $I_d$  leakage due to the imperfect function of the blocking layer, the small  $I_d$  modulation by  $V_g$  swing was demonstrated. Transfer characteristics measured at  $V_d=8 \text{ V}$  yielded a peak transconductance of  $1.25 \text{ mS}/\text{mm}$ . Improvement of the current blocking layer is the most important technical challenge for the next device process.




Fig. 6. Schematic cross section of vertical Ga<sub>2</sub>O<sub>3</sub> MOSFET.




Fig. 7. DC  $I_d$ - $V_d$  characteristics of vertical Ga<sub>2</sub>O<sub>3</sub> MOSFET.

### Ga<sub>2</sub>O<sub>3</sub> SBD

Ga<sub>2</sub>O<sub>3</sub> FP-SBDs were fabricated on a Si-doped *n*-Ga<sub>2</sub>O<sub>3</sub> drift layer grown on a Sn-doped *n*<sup>+</sup>-Ga<sub>2</sub>O<sub>3</sub> (001) substrate by HVPE [8]. Figure 8 shows a schematic cross section of the FP-SBD. 200-μm-diameter Pt/Ti/Au Schottky FP-anode and Ti/Au ohmic cathode electrodes were formed on front and back sides of the substrate, respectively. The net donor concentration of the drift layer was estimated to be  $1.8 \times 10^{16}$  cm<sup>-3</sup> by capacitance–voltage measurement.

The room-temperature current density–voltage ( $J$ - $V$ ) characteristic is shown in Fig. 9. From the forward  $J$ - $V$  characteristics, the specific on-resistance and the ideality factor were estimated to be 5.1 mΩ·cm<sup>2</sup> and 1.05, respectively. Successful FP engineering resulted in an off-state  $V_{br}$  of 1076 V. From device simulation at the breakdown condition, the maximum electric fields in the Ga<sub>2</sub>O<sub>3</sub> drift layer under the anode foot and the FP edge were analytically extracted to be more than 5 MV/cm, which is much larger than the theoretical limits for SiC and GaN. Stable device operation at both forward and reverse biased conditions was maintained even at elevated temperatures up to 200°C.




Fig. 8. Schematic cross section of vertical Ga<sub>2</sub>O<sub>3</sub> FP-SBD.




Fig. 9. DC  $J$ - $V$  characteristics of vertical Ga<sub>2</sub>O<sub>3</sub> FP-SBD.

### CONCLUSIONS

We fabricated and characterized Ga<sub>2</sub>O<sub>3</sub> lateral FP-MOSFETs, vertical MOSFETs, and vertical SBDs. Their device characteristics were reasonably good for the relatively simple device structures, indicating their large potential for applications to future power electronics.

### ACKNOWLEDGEMENTS

This work was partially supported by Council for Science, Technology and Innovation (CSTI), Cross-ministerial Strategic Innovation Promotion Program (SIP), “Next-generation power electronics” (funding agency: NEDO).

### REFERENCES

- [1] J. Y. Tsao et al., *Adv. Electron. Mater.* 4, 1600501 (2018).
- [2] T. Onuma et al., *Jpn. J. Appl. Phys.* 54, 112601 (2015).
- [3] A. Kuramata et al., *Jpn. J. Appl. Phys.* 55, 1202A2 (2016).
- [4] M. H. Wong et al., *IEEE Electron Device Lett.* 37, 212 (2016).

- [5] M. H. Wong et al., Appl. Phys. Lett. 109, 193503 (2016).
- [6] N. Hatta et al., *Direct bonding of gallium oxide and polycrystalline silicon carbide substrates using Surface-Activated-Bonding method*, 2<sup>nd</sup> International Workshop on Gallium Oxide and Related Materials (IWGO-2) Abstract, September 2017.
- [7] M. H. Wong et al., *First Demonstration of Vertical Ga<sub>2</sub>O<sub>3</sub> MOSFET: Planar Structure with a Current Aperture*, 75<sup>th</sup> Device Research Conference (DRC 2017) Technical Digest, June 2017.
- [8] K. Konishi et al., Appl. Phys. Lett. 110, 103506 (2017).

#### ACRONYMS

R&D: Research and Development  
MOSFET: Metal-Oxide-Semiconductor Field-Effect Transistor  
SBD: Schottky Barrier Diode  
FP: Field Plate  
HVPE: Halide Vapor Phase Epitaxy