

Towards a Si Foundry-Compatible, High-Performance, $\leq 0.25 \mu\text{m}$ Gate, GaN-on-Si MMIC Process on High-Resistivity 200 mm $\langle 111 \rangle$ Si With A Cu Damascene BEOL

Jeffrey LaRoche¹, Kelly Ip¹, Theodore Kennedy¹, Lovelace Soirez², William J. Davis¹, John P. Bettencourt¹, Doug Guenther², Gabe Gebara², Tina Trimble², and Thomas Kazior¹

¹Raytheon IDS Microelectronics, 362 Lowell St., Andover, MA 01810

e-mail: jeffrey_r_laroche@raytheon.com Phone: (512)-952-2927

²Novati Technologies, Inc., 2706 Montopolis Drive, Austin, TX 78741

Keywords: GaN, HEMT, Silicon, MBE, Damascene, 200 mm

Abstract

Raytheon is developing a 200 mm GaN on Si MMIC process suitable for standalone high frequency MMIC applications, and for heterogeneous integration with Si CMOS, SiGe BiCMOS and other III-Vs. Building on previous 100 mm and 200 mm GaN-on-Si work [1-5], this work reports progress towards a fully integrated MMIC, as well as the world's first X-Band GaN 0.25 μm power transistor on 200 mm diameter Si wafers. This GaN-on-Si HEMT delivers 4.7 W/mm with 9 dB gain with 49% PAE at $V_d = 28 \text{ V}$. The wafers were fabricated at Novati Technologies, a commercial CMOS foundry, using a fully subtractive, Au-free, Si-like fabrication approach.

INTRODUCTION

Over the last decade, gallium nitride (GaN) has garnered considerable interest for use in power electronics and high power density and high-linearity RF applications. It is clear that the large commercial volume for 200 mm GaN on Si wafers will be driven by power electronics applications. As these applications begin to fill 200 mm foundries, however, high-performance GaN-on-Si RF MMIC applications will naturally follow and take advantage of the large-diameter wafers and background wafer volume to reduce cost for RF ICs.

Beyond the cost advantage for GaN on Si MMICs fabricated on 200 mm wafers, large-diameter wafer fabrication offers advantages for heterogeneous integration of GaN HEMTs with silicon CMOS (for additional functionality) when compared to a die-to-wafer approach. While compatible with die-to-wafer integration, wafer-to-wafer heterogeneous integration of 200 mm GaN ICs with 200 mm CMOS is more promising in terms of shorter interconnect lengths and improved yield for high-density, high-performance ICs.

To facilitate these future cost, yield, and functionality improvements, Raytheon is developing a submicron ($\leq 0.25 \mu\text{m}$ gate) GaN-on-Si MMIC process on high-resistivity 200

mm $\langle 111 \rangle$ Si with a Cu damascene BEOL process. The key aspects of this process are:

- fabrication in a 200 mm Si foundry
- fully subtractive (no liftoff) Au-free process
- fabrication on high-resistivity wafers with low breakage
- 200 mm GaN-on-Si epitaxy by both MBE (in-house) and MOCVD (IQE)
- multilevel Cu damascene-based back-end-of-line (BEOL) process
- integrated passive elements
- Cu metal integrated into gate structure
- all optical $\leq 0.25 \mu\text{m}$ gate process
- low-temperature Au-free Ohmic contacts

This work reports progress towards a fully integrated MMIC as well as the world's first Si foundry-compatible X-Band GaN 0.25 μm power transistor on 200 mm diameter Si wafers.

RESULTS AND DISCUSSION

MOCVD and MBE GaN-on-Si epitaxy is grown on high resistivity, SEMI-standard thickness (725 μm) 200 mm diameter wafers, and display $\leq 50 \mu\text{m}$ wafer bow with excellent electron mobility ($\sim 1,600 \text{ cm}^2/\text{V}\cdot\text{s}$).

The low wafer-bow, SEMI-standard thick wafers enable the use of production-level, 248 nm and 193 nm scanner lithography systems in our front-end-of-line (FEOL) transistor process. This in turn enables tight layer-to-layer alignment tolerances for the submicron gate in our FEOL. The use of low-temperature ($\leq 600^\circ\text{C}$) Ohmic contacts in our FEOL improves Ohmic contact morphology, which facilitates back-end-of-line (BEOL) interconnect processes.

These processes have been used to demonstrate 0.25 μm gate, X-band (10 GHz) GaN-on-Si HEMTs on 200 mm wafer grown by MBE (Fig. 1). These devices, processed fully subtractively, deliver 3.6 – 4.7 W/mm with 7-9 dB gain and 48-49% PAE at $V_d = 20-28 \text{ V}$, respectively. Results are expected to improve as the process matures.

The multi-level Cu damascene BEOL process has been optimized for high current density. We have successfully integrated SiNx MIM capacitors and tantalum nitride (TaN) thin-film resistors into our Cu BEOL process (Figs. 2-4).

More recently, we began developing a backside via fabrication process to facilitate microstrip MMIC fabrication on 200 mm GaN-on-Si wafers thinned to 50 μm . Raytheon has scaled its 100 mm backside wafer mounting and thinning process to 200 mm for this purpose. As shown in figure 5, a standard Si foundry Bosch etch process is used to etch the via through the Si substrate. A second chlorine-based etch completes the via by etching the remaining GaN HEMT layers.

All the key process modules have been developed for 200 mm GaN-on-Si MMIC fabrication. Process integration and optimization are continuing and being used to fabricate GaN-on-Si RF ICs.

CONCLUSION

To our knowledge, this is the first report of X-Band performance using 0.25 μm gate GaN HEMTs fabricated in a 200 mm Si foundry fabricated with a Cu BEOL within the context of a microstrip MMIC process.

ACKNOWLEDGEMENTS

The authors would like to thank Dr. Dan Green (DARPA). The authors would also like to acknowledge the support of Raytheon management including Drs. Ron Gyurcsik, John Zolper, Nick Kolias, and Francois Colomb.

REFERENCES

- [1] W. E. Hoke, T. D. Kennedy, J. J. Mosca, A. J. Kerr, A. Torabi, S. Davis-Hearns, and J. R. LaRoche, "AlGaIn/GaN High Electron Mobility Transistors on 100 mm Silicon Substrates by Plasma Molecular Beam Epitaxy." *Journal of Vacuum Science and Technology B*, 29(3), 2011
- [2] J. Cho, Y. Li, D.H. Altman, W.E. Hoke, M. Ashegi, K.E. Goodson, "Temperature Dependent Thermal Resistances at GaN-substrate Interfaces in GaN Composite Substrates," 2012 IEEE Compound Semiconductor IC Symposium (CSICS), La Jolla, CA., pp. 1-4
- [3] J. LaRoche, W. Hoke, D. Altman, J. McClymonds, Paul Alcorn, K. Smith, E. Chumbes, J. Letaw, and T. Kazior, "Performance and Reliability of GaN MISHEMTs and MMICs Fabricated From GaN Grown on High Resistance <111> Si Substrates By Molecular Beam Epitaxy" 2013 CS MANTECH, New Orleans, LA., pp. 345-348
- [4] T. E. Kazior, J.R. LaRoche, W.E. Hoke, "More than Moore: GaN and Si Get It Together", 2013 CSICS, Monterey, CA., pp. 1-4
- [5] Jeffrey LaRoche, Kelly Ip, Mark Breen, Yu Cao, John P. Bettencourt, Doug Guenther, Gabe Gebara, Oleg Laboutin, Chien-Fong, Tina Trimble, Wayne Johnson and Thomas Kazior "Fabrication of GaN MISHEMTs Fabricated From GaN Grown By MOCVD on High Resistance 200mm <111> Si Substrates", 2014 CS MANTECH, Denver, CO., pp. 335-338

ACRONYMS

BEOL: Back End of Line
 BiCMOS: Bipolar/Complementary MOS
 CMOS: Complementary Metal Oxide Semiconductor
 CW: Continuous Wave
 FEOL: Front End of Line
 HEMT: High Electron Mobility Transistor
 ICs: Integrated Circuits
 MBE: Molecular Beam Epitaxy
 MIM: Metal-Insulator-Metal
 MMIC: Monolithic Microwave Integrated Circuit
 MOCVD: Metal Organic Chemical Vapor Deposition
 PAE: Power-Added Efficiency




Fig. 1. 200mm X-Band (10 GHz) MBE GaN-on-Si HEMT delivers 3.6 – 4.7 W/mm with 7-9 dB gain with 48-49% PAE at 20-28 V




Fig. 2. Process Control Monitor (PCM) Capacitors integrated into Cu Damascene BEOL





Fig. 3. SiNx Capacitor tuning experiments on 200mm GaN on Si HEMT with a Cu Damascene BEOL (Top). Wafer map of integrated capacitors within a Cu Damascene BEOL with tight distribution of capacitance values (Bottom).





Fig. 4. Box plots of TaN resistor sheet resistance optimized to 50 ohm/square as measured on cross bridge structures on 200mm GaN on Si wafers with a Cu BEOL (Top). TaN sheet resistance map from wafer #2 of box plots with tight distribution of sheet resistance values (Bottom).




Fig. 5. Partially completed GaN HEMT backside via etch. The through substrate via (TSV) is etched through the thinned 50 μ m Si substrate using a standard BOSCH etch which stops selectively at the GaN HEMT nucleation layer. The via etch is completed with a chlorine based etch to remove the GaN layer.