

# Mechanism of Initial Failures in Breakdown Voltage of GaN-on-GaN Power Switching p-n Diodes

Fumimasa Horikiri<sup>1\*</sup>, Yoshinobu Narita<sup>1</sup>, Takehiro Yoshida<sup>1</sup>,  
Hiroshi Ohta<sup>2</sup>, Tomoyoshi Mishima<sup>2</sup>, and Tohru Nakamura<sup>2</sup>

<sup>1</sup>Sciocs Company Ltd., 880 Isagosawa-cho, Hitachi, Ibaraki 319-1418, JAPAN, +81-294-42-5025

<sup>2</sup>Hosei University, 3-11-15, Midori-cho, Koganei, Tokyo 184-0003, JAPAN, +81-42-387-5120

\*e-mail: fumimasa-horikiri@ya.sumitomo-chem.co.jp

**Keywords:** GaN, p-n diode, breakdown, pit, power device.

## Abstract

**This paper describes the initial failure in the GaN-on-GaN p-n diodes. The diodes with pits showed fatal failures, that is, high leakage current at low forward bias voltage and very low reverse breakdown voltage. The pits made additional parallel circuits as Schottky barrier diodes. In this paper we will discuss the mechanism of pit formation and their reduction by optimizing the reactor.**

## INTRODUCTION

Vertical structured GaN power switching devices fabricated on GaN substrates are quite promising for highly efficient power-conversion systems because the devices can provide extremely low on-resistances ( $R_{on}$ ) combined with high breakdown voltages ( $V_B$ ) [1, 2]. Recently, we recorded the highest  $V_B$  of 4.7 kV with low specific differential  $R_{on}$  of 1.7 m $\Omega$  cm<sup>2</sup> from GaN p-n diodes fabricated on free-standing GaN substrates produced by the void-assisted separation (VAS) method [3]. How to minimize the killer defects that are fatal to device yield and reliability is an important issue. It has been reported that the structural defects such as nano-pipes, voids and pits make current short-circuits [4]. Some reports indicated that a pure-screw dislocation behaved as a current leakage path [5, 6].

In this work, we focused on an initial failure analysis of the GaN p-n diodes fabricated on GaN substrates. It was clarified that the epitaxy-originated defects were a fatal cause of the low breakdown voltage for the diodes. Prospects for reduction of the defects will also be discussed.

## DEVICE STRUCTURE & EXPERIMENTS

Figure 1 shows the schematic structure of the p-n diode. Epitaxial layers were grown on the VAS GaN substrates by Metal-Organic Vapor Phase Epitaxy (MOVPE). The detail was described in a previous report [7]. The threading dislocations with a density lower than  $3 \times 10^6$  cm<sup>-2</sup> were distributed almost uniformly throughout the substrate. It was confirmed that threading dislocations would not affect the  $V_B$  as mentioned in the previous study [7]. The drift layer under the p-GaN layer consists of an n-GaN layer with a Si concentration of  $1.2 \times 10^{16}$  cm<sup>-3</sup> and a thickness of 13  $\mu$ m. It was expected to enable up to 2.0 kV of reverse breakdown

voltage. First, the mesa structure was fabricated by inductively coupled plasma reactive ion etching (ICP-RIE), after which a circular Pd ohmic electrode was formed by a liftoff process on the p<sup>+</sup>-GaN layer. Then a spin-on-glass (SOG) insulating film was deposited for passivation. The SOG film was annealed at 350 °C for 30min. Contact holes were formed by wet etching onto the Pd electrode. Diode dimensions were 60, 100, 200, 400, and 800  $\mu$ m in diameter.

Current-voltage (I-V) characteristics were measured by using Keithley 4200-SCS. The breakdown voltages were evaluated using Keysight B1505A combined with an ultra-high-voltage unit at room temperature while measured chips were immersed in insulating oil. The pit density and location were confirmed by optical microscope to identify pits as the cause for initial failures.




Figure 1. Structure of the GaN p-n diode. A breakdown voltage up to 2.0 kV was expected for this epitaxial layer structure.

10b




Figure 2. Forward I-V characteristics of the p-n diodes with and without pits. The insets show the microscope images of the diodes.




Figure 3. Reverse I-V characteristics of the p-n diodes with and without pits. The insets show the microscope images of the p-n diodes. The size of the pits sizes was approximately 15-20  $\mu\text{m}$ .

## RESULTS & DISCUSSIONS

Figure 2 shows forward I-V characteristics of the p-n diodes with and without the pit on the 200 $\mu\text{m}$ -diameter electrodes. The diodes without the pit showed ideal forward rectifying properties with the ideality factor  $n = 2$ . It showed low specific differential  $R_{on}$  of 0.50  $\text{m}\Omega \text{cm}^2$ , which was calculated from the data of 60 $\mu\text{m}$  diodes. On the other hand, the diodes with the pit showed high leakage current even at low forward bias voltage. These results indicate that the pits made additional parallel circuits as Schottky barrier diodes.


The current density of p-n diodes in the resistive region was 100 times of that of a parallel Schottky barrier diode. It was shown in the microscope images of the diodes with and without the pit on the electrodes in the insets of Figure 2. The pit size was approximately 15 to 20  $\mu\text{m}$ . Thus, the ratio of the pit area to the diode area was approximately 1/100. It correlated well with the I-V characteristics.

We measured many of the 200  $\mu\text{m}$  diodes on this epi-wafer, and found that only a few diodes had leakage at low forward bias voltage. The relationship between the pit density and device yield will be discussed in a later section.


Figure 3 shows reverse I-V characteristics of the p-n diodes with and without the pit on the 200  $\mu\text{m}$  electrodes. The diodes without the pit showed high  $V_B$  of up to 2.0 kV as expected for the epitaxial layer structure. The leakage current was  $10^{-4} \text{ A/cm}^2$  at reverse bias voltage of 2.0 kV. The on/off ratio was higher  $10^6$ , which reached a level high enough to be useful for switching applications. Its Baliga's figure of merit [8] ( $V_B^2 / R_{on}$ ) was 8.0  $\text{GW /cm}^2$ . The diodes with pits showed very low  $V_B$  of approximately 50 V. If the Pd electrode directly contacts

the n-GaN substrate with  $1 \times 10^{18} \text{ cm}^{-3}$  carrier density, the Schottky junction should have  $V_B$  of several tens of volts, consistent with the observation. These results indicate that the pits are the primary killer defects that are fatal to the device yield.

Figure 4 shows the cross section of the pit observed by an optical microscope. It showed that the pit was a V-shaped groove and there was a particle at the bottom, which indicated that GaN-epi growth was stopped at the pit. We estimated that the pits were formed above the particles on the substrate. We believed that the particles either originally existed on the substrate and/or got there during the MOVPE growth. The V-shaped groove also indicates that the facet growth occurred. It was attempted to evaluate the Si, O, and C concentration near the pits by time-of-flight secondary ion mass spectrometry (TOF-SIMS), because of the high spatial resolution. The TOF-SIMS results indicate that the particles included higher Si, O, and C comparing with that of the n-GaN drift layer. Thus the origin of the particle seems to be the some deposition in the reactor or the some contamination on the GaN substrate. In addition, the particle seems to be formed by gas phase reaction from the Si source during GaN-epi growth.



(a)



(b)

Figure 4. Optical micrographs of the p-n diode with a pit. (a) The top view. (b) The cross section. The particle exists on the interface between the substrate and the 15 $\mu\text{m}$ -thick epitaxial layers.

The relationship between the device yield and the killer defect density is given by

$$Yield = \exp(-DAS), \quad (1)$$

where  $D$  is the killer defect density in  $\text{cm}^{-2}$ ,  $A$  is device size in  $\text{cm}^2$ , and  $S$  is the percentage of defect sensitive area. We assumed that the device size is the same as the electrode size of p-n diodes, and  $S$  equals to 1. Figure 5 shows the yield of p-n diodes calculated by equation 1. The experimental data were obtained from the yield of the p-n diodes with different electrode size, such as 100, 200, 400, 800  $\mu\text{m}$  in diameter. The killer defect density was assumed to be  $20 \text{ cm}^{-2}$ . The calculated defect density had a good consistency with that of the pit density obtained from an optical microscope analysis.

We then optimized the cleaning of the reactor, the pre-cleaning of the GaN substrate, and the growth condition to cope with the pits as the device killer defects. As a result, we achieved almost pit-less GaN-on-GaN epi wafers. Recently, the pit density was less than  $2 \text{ cm}^{-2}$ , which was shown in Figure 5 with the estimated device yield.




Figure 5. The yield of p-n diodes calculated by equation 1. The experimental data were obtained from the yield of p-n diodes with different electrode size, such as 100, 200, 400, 800  $\mu\text{m}$  diameter. The killer defect density was assumed to be  $20 \text{ cm}^{-2}$ . This density had a good consistency with that of pit density obtained by an optical microscope analysis.

#### CONCLUSIONS

In this paper, we reported the investigation of the mechanism of the initial failure in the GaN-on-GaN p-n diodes. The diodes with pits showed fatal failures, that is, with high leakage current at low forward bias voltage and very low reverse breakdown voltage. The pits made additional parallel circuits as a Schottky barrier diodes. The pit density was reduced to less than  $2 \text{ cm}^{-2}$  by optimizing the reactor. This reduced pit density realizes a high-yield fabrication for large size vertical structured GaN-on-GaN power devices.

#### ACKNOWLEDGEMENTS

The authors would like to thank the Japan Ministry of the Environment for their support.

#### REFERENCES

- [1] W. Saito, et al., *Solid State Electron.* **48**, 1555 (2004).
- [2] T. Kachi and T. Uesugi, *Sensors and Materials* **25**, 219 (2013).
- [3] H. Otha, et al., *Electron Device Letters, IEEE* **36**, 1180 (2015).
- [4] K. Shiojima, et al., *J. Vac. Sci. & Technol.* **B21**, 698 (2003).
- [5] J.W.P. Hsu, et al., *Appl. Phys. Lett.* **81**, 79 (2002).
- [6] B.S. Simpkins, et al., *J. of Appl. Phys.* **94**, 1448 (2003).
- [7] Y. Hatakeyama, et al., *Jpn. J. Appl. Phys.* **52**, 028007 (2013).
- [8] B.J.Baliga, *Fundamentals of Semiconductor Devices*, Springer, Heidelberg, 2011.

#### ACRONYMS

- $R_{on}$ : specific differential on-resistance
- $V_B$ : breakdown voltages
- VAS: Void-Assisted Separation
- MOVPE: Metal-Organic Vapor Phase Epitaxy
- ICP-RIE: Induced Coupled Plasma Reactive Ion Etching
- SOG: The spin-on-glass
- TOF-SIMS: Time-of-Flight Secondary Ion Mass Spectrometry

