

Thin $\text{Al}_{0.5}\text{Ga}_{0.5}\text{N}/\text{GaN}$ HEMTs on QuanFINE[®] Structure

Ding-Yuan Chen^{1,2}, Kai-Hsin Wen^{1,2}, Mattias Thorsell², Olof Kordina¹, Jr-Tai Chen¹, and Niklas Rorsman²

dychen@swegan.se, +46-702033691

¹SweGaN AB, Olaus Magnus väg 48A, 583 30, Linköping, Sweden.

²Chalmers University of Technology, Kemivägen 9, 412 58, Göteborg, Sweden.

Keywords: RF, AlGaN, GaN, HEMTs, QuanFINE[®], and Short channel effect.

Abstract

The performance of HEMTs fabricated on a thin $\text{Al}_{0.5}\text{Ga}_{0.5}\text{N}/\text{GaN}$ heterostructure with a total barrier thickness of 6.5 nm is presented and benchmarked to the epi-structure with a 13 nm thick $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$ barrier on an identical QuanFINE[®] structure. DC transfer characteristics on both samples with a gate length of 100 nm demonstrate a high current above 1 A/mm. A higher extrinsic g_m of 550 mS/mm is measured on the sample with a thinner high Al content barrier. Moreover, low trapping effects with a 12-14 % buffer-related dispersion at a V_{DSQ} of 25 V are characterized for both samples, which indicate the advantage of the iron-free QuanFINE[®] heterostructure.

INTRODUCTION

GaN HEMTs are gaining attention in the applications of high-frequency devices due to high breakdown voltage and high electron mobility, which yield a high power density with good efficiency. AlGaN barrier with a thickness above 10 nm and the Al composition beneath 30 % is commonly utilized for GaN HEMTs [1]. However, the transconductance (g_m) is limited due to the thick barrier layer. Therefore, a thinner AlGaN barrier with higher Al content (>30 %) is proposed to improve gate response [2]. Lattice-matched InAlN barrier is another approach to reduce the barrier thickness, which has a higher 2DEG density than the AlGaN barrier thanks to a stronger polarization force. However, plausible Indium aggregation in the barrier might limit the reliability of devices [3].

The buffer is conventionally Fe or C doped to render good isolation [4]. However, devices made on Fe- or C-doped buffers suffer from trapping effects. Recently, a novel QuanFINE[®] heterostructure, which has a thin UID-GaN layer sandwiched in between a barrier and an AlN nucleation layer, potentially allows the AlN nucleation layer to act as a back-barrier and to reduce the trapping effects [5, 6].

In this study, the first demonstration of a high Al-containing thin $\text{Al}_{0.5}\text{Ga}_{0.5}\text{N}$ barrier on a QuanFINE[®] structure was investigated. Device fabrication with DC and pulsed-IV characterization will be presented.

EPI-GROWTH

The epitaxial layers were grown on a semi-insulating SiC substrate utilizing a MOCVD by SweGaN. Using SweGaN proprietary epitaxial growth process, a low thermal-boundary-resistance AlN nucleation layer was grown and followed with a 250 nm UID-GaN layer [5, 6]. On top of this, a 5.0 nm $\text{Al}_{0.5}\text{Ga}_{0.5}\text{N}$ layer (1.5 nm AlN exclusion layer and 3.5 nm $\text{Al}_{0.5}\text{Ga}_{0.5}\text{N}$ layer), and a 1.5 nm GaN cap layer were grown as the active layers (denoted as Al_{50} , Fig. 1a). A n_s of $1.22 \cdot 10^{13} \text{ cm}^{-2}$ and a μ_e of $1700 \text{ cm}^2/\text{V}\cdot\text{s}$ were characterized by contactless Hall measurements (Leighton) and R_{sh} of $315 \Omega/\text{sq}$ was characterized by Eddy current measurement after epitaxial growth. These values demonstrate the good 2DEG properties achievable with a thin $\text{Al}_{0.5}\text{Ga}_{0.5}\text{N}$ barrier on QuanFINE[®]-structure. The other epi-structure which has an 1 nm AlN exclusion layer, a 10 nm $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$ barrier layer, and a 2 nm GaN cap layer with a n_s of $1.16 \cdot 10^{13} \text{ cm}^{-2}$, μ_e of $2030 \text{ cm}^2/\text{V}\cdot\text{s}$, and R_{sh} of $286 \Omega/\text{sq}$ was grown on nominal QuanFINE[®]-structure (denoted as Al_{30} , Fig. 1b) to benchmark to Al_{50} . [6]

DEVICE FABRICATION

The epi-wafers were cleaned by the RCA cleaning process followed by a passivation-first 60 nm thick SiN layer deposited by LPCVD before device processing. Mesa etching was defined for device isolation and the ohmic contacts were achieved by deeply recessed Ta-based metal stacks [7]. A low R_c of $\sim 0.3 \Omega\text{mm}$ for both samples is characterized by TLM measurements. Two-fingers gates with passivation-assisted field plates, which have an L_g of 100 nm and a gate width of $2 \times 50 \mu\text{m}$ were defined by e-beam lithography with metal evaporation followed by lift-off process (Fig. 1).




Fig. 1. Schematic of device layout for (a) Al_{50} and (b) Al_{30} .

HEMTs RESULTS

Different I-V measurement windows (V_{GS}) were performed on two samples due to the shifting of V_{TH} . HEMTs on both samples show a high I_{DS} of ~ 1.1 A/mm (Fig. 2). A higher extrinsic g_m of 550 mS/mm and a V_{TH} of -0.9 V were measured on Al₅₀ as compared to that on Al₃₀ with a g_m of 500 mS/mm and a V_{TH} of -1.8 V (Fig. 3) [6], which are mainly caused by a thinner AlGa_N barrier. Short channel effects are revealed on Al₅₀ and Al₃₀ at high drain bias with an average DIBL shifting of 82 mV/V, and 50 mV/V, respectively, extracted at the I_{DS} of 1 mA/mm, while over the range of measured V_{DS} from 1 to 25 V (Fig. 4). A higher leakage current was measured on Al₅₀, which might be caused by a thinner barrier with a different Schottky barrier condition. These results indicate that further buffer confinement and mitigation of leakage currents are required for short gate length devices.




Fig. 2. I-V measurements for (a) Al₅₀ and (b) Al₃₀.




Fig. 3. g_m measurements for (a) Al₅₀ and (b) Al₃₀.




Fig. 4. DIBL measurements for (a) Al₅₀ and (b) Al₃₀.

A low surface-related current collapse of 0.5 % and 4 % were measured on Al₅₀ and Al₃₀, respectively, which indicate that the LPCVD Si_n passivation is compatible with different barrier design (Fig. 5). Moreover, low buffer-related dispersion of 12 % and 14 % for Al₅₀ and Al₃₀, respectively,

highlight the advantage of using QuanFINE[®], which removes the intentional iron and carbon dopants in GaN.




Fig. 5. Pulsed-IV measurements for (a) Al₅₀ and (b) Al₃₀.

CONCLUSIONS

A 50% Al content thin AlGa_N barrier is successfully grown on QuanFINE[®] heterostructure with excellent 2DEG properties. High I_{DS-sat} and g_m combined with low trapping effects can potentially translate to a better large-signal RF performance. Further improvements of the 2DEG confinement from the backside such as inserted AlGa_N back-barrier and/or reduced UID-GaN layer thickness of QuanFINE[®] are required for highly down-scaled HEMT technologies.

ACKNOWLEDGMENTS

This work was performed in part in the Competence Center for III-Nitride Technology C3Nit-Janzen with financial support from the VINNOVA via grant no. 2016-05190, and in part in the project "Ultra-Compact AESA Technology for Autonomous Aircrafts" with financial support from the VINNOVA via grant no. 2017-04870, and in part in the project "CoolHEMT" with financial support from the European Union's Horizon 2020 research and innovation program via grant no. 823260. The HEMT fabrication was performed in the Nanofabrication Laboratory at Chalmers, part of Myfab.

REFERENCES

- [1] J. Bergsten *et al.*, "AlGa_N/GaN high electron mobility transistors with intentionally doped GaN buffer using propane as carbon precursor," *Japanese Journal of Applied Physics*, vol. 55, no. 5S, p. 05FK02, 2016.
- [2] T. Zimmermann *et al.*, "AlN/GaN insulated-gate HEMTs with 2.3 A/mm output current and 480 mS/mm transconductance," *IEEE Electron Device Letters*, vol. 29, no. 7, pp. 661-664, 2008.
- [3] A. Malmros *et al.*, "Impact of channel thickness on the large-signal performance in InAlGa_N/AlN/GaN HEMTs with an AlGa_N back barrier," *IEEE Transactions on Electron Devices*, vol. 66, no. 1, pp. 364-371, 2018.
- [4] J. Bergsten *et al.*, "Electron trapping in extended defects in microwave AlGa_N/GaN HEMTs with carbon-doped buffers," *IEEE Transactions on*

- Electron Devices*, vol. 65, no. 6, pp. 2446-2453, 2018.
- [5] J.-T. Chen *et al.*, "A GaN–SiC hybrid material for high-frequency and power electronics," *Applied Physics Letters*, vol. 113, no. 4, p. 041605, 2018.
- [6] D.-Y. Chen *et al.*, "Microwave Performance of ‘Buffer-Free’ GaN-on-SiC High Electron Mobility Transistors," *IEEE Electron Device Letters*, vol. 41, no. 6, pp. 828-831, 2020.
- [7] Y.-K. Lin *et al.*, "A versatile low-resistance ohmic contact process with ohmic recess and low-temperature annealing for GaN HEMTs," *Semiconductor Science and Technology*, vol. 33, no. 9, p. 095019, 2018.

ACRONYMS

HEMTs: High electron mobility transistors
 L_g : Gate length
 I_{DS} : Drain-source current
 I_{DS-sat} : Drain-source saturation current
 R_c : Contact resistance
 R_{sh} : Sheet resistance
 n_s : 2DEG concentration
 μ_e : Electron mobility
2DEG: Two dimensional electron gas
UID-GaN: Unintentional doped-GaN
LPCVD: Low pressure chemical vapor deposition
 V_{GS} : Gate-source voltage
 V_{TH} : Threshold voltage
DIBL: Drain induced barrier lowering