

# Mechanisms and Control of Photolithography Hotspots in Compound Semiconductor Manufacturing

Mark J. Miller<sup>1</sup>, Marietta L. Balandan<sup>1</sup>, Aida J. Castro<sup>1</sup>, Lorain Ross<sup>1</sup>, Arif Zeeshan<sup>1</sup>

<sup>1</sup>Skyworks Solutions Inc., 20 Sylvan Road, Woburn, MA 01801, USA

Email: Mark.Miller@skyworksinc.com, Phone: 781-491-6630

**Keywords: Photolithography Hotspots, GaAs Etch, SiN Deposition, Process Integration**

## Abstract

One of the major challenges in photolithography's ability to consistently pattern fine geometries is differences in best focus across the wafer and within processing fields. These differences on the patterned side of the wafer are generally understood, well characterized, and corrected for when choosing and optimizing focus settings. However, unexpected and varying deformities on the wafer backside compromise the field leveling (shifting focus due to substrate height differences) during exposure. This results in poorly resolved pattern where the contamination was present. These defects are generally known as "hotspots." In this study, one failure mode with repeatable double aberrations is investigated and characterized. The results show that unintended backside mesas are formed due to a novel integrated defect mode comprising Si<sub>3</sub>N<sub>4</sub> deposition and GaAs wet etching. These mesas then give rise to hotspots during metal interconnect photolithography and result in yield loss of 1% or more. This study demonstrates the importance of detection, characterization, and minimization of patterning distortions to enable continued device advancement, yield improvement, and cost reduction in compound semiconductor manufacturing.

## INTRODUCTION

Lithography is an indispensable technique in the semiconductor industry as a precursor for etch, deposition, and ion implantation [1-4]. Maintaining proper and consistent focus and dose control is critical for ensuring sidewall angle and feature sizing to meet device functionality and reliability needs [2]. Therefore, advancing lithography technology is essential for enabling device performance and improving die yields in the semiconductor industry [5]. Device features can be patterned at a fraction of the Abbe diffraction limit using innovative approaches such as immersion lithography, double or multiple patterning, resolution enhancement techniques, and much more [1, 6-8].

Beyond achieving denser patterning and smaller feature sizes, there are many practical challenges for robust lithography deployment [5, 9-11]. One such challenge is

patterning distortions or "hotspots," which can be caused by contamination on the backside of the substrate, the stepper chuck, or both [9]. This compromises the field leveling (shifting focus due to substrate height) during exposure, which results in poorly resolved patterns where the contamination was present [10]. Advanced manufacturing approaches such as fault detection and classification (FDC) can be used to rapidly detect and minimize the impact of hotspots [12]. Once the contamination on the stepper chuck has been detected, a chuck-cleaning or "sticky" wafer can in some cases be used to remove the contamination without performing invasive and time-consuming maintenance on the tool [13]. In other cases, hotspots can be more subtle and challenging to resolve [12].




Fig. 1. Wafer map showing yield loss at 11 and 1 o'clock positions of wafer due to patterning distortions or "hotspots." Yield loss is on the order of 1% or more.

Skyworks Solutions has developed and implemented a multifaceted approach to detect, characterize, and minimize the occurrence of hotspots in photolithography patterning. The approach includes regular stepper hotspot monitor qualification checks, consistent wafer backside cleaning, use of "sticky wafer" to remove metal and other debris from the chuck, and in-line fault detection and classification. While these improvements have been invaluable, opportunities remain for further reduction of hotspots. In the current work,

a unique double hotspot is investigated and found to be caused by an integrated defect mode comprising  $\text{Si}_x\text{N}_y$  deposition, wet etching, and photolithography. The patterning distortions are particularly acute due to high patterning density in Device F. The results demonstrate the critical importance of rapidly identifying and controlling lithography hotspots in semiconductor manufacturing.




Fig. 2. Electron micrographs from hotspot areas showing poorly resolved and distorted features. Note the rounded corners and curved sides of the rectangle. These distortions are due to the stepper being misfocused as a result of non-planarity of the backside of the wafer.




Fig. 3. Electron micrographs from non-hotspot areas showing well-defined and non-distorted features. The backside of the wafer is more uniform and planar, which results in the stepper being well focused. The sides of the rectangle are straighter, as desired, and the designed patterning density is achieved.

#### EXPERIMENTAL PROCEDURE

Production wafers were characterized with automated optical inspections (AOI), process control monitor (PCM), and die probe. A unique failure mode, double aberrations in the first interconnect layer, was encountered with Device F. Defective and healthy dies were imaged using scanning electron microscopy (SEM). Once the frontside defects were characterized, wafer backside inspections were performed to determine the cause of the patterning distortions. Inspections

were performed visually, with a Heidenhain MT12 depth gauge, and with a Zygo 3D optical profiler.




Fig. 4. Stepper field leveling FDC report showing higher variability for Device F.




Fig. 5. Contour plot of unintended backside mesa beneath frontside hotspot at 11 o'clock position of wafer. A similar mesa was found at the 1 o'clock position (not shown). The mesas are approximately  $1.2 \mu\text{m}$  in height and are formed when the collector contact wet etch is blocked due to surface modification from an earlier  $\text{Si}_x\text{N}_y$  deposition process. A top view of the mesa is shown in the inset for reference.

After characterizing wafer backside mesas, the production line was segmented to determine the source of the mesas. Controlled wafer orientation experiments were performed at various suspected operations prior to the photolithography step where the hotspots were detected. Lastly, backside mesas were characterized with energy dispersive X-ray spectroscopy (EDX) to determine their elemental compositions.

#### RESULTS AND DISCUSSION

Die yields and device parameters were generally excellent upon ramping Device F to high volume production; however, wafers presented varying levels of yield loss due to recurring defects at the 11 and 1 o'clock positions of the wafer (Fig. 1). Visual inspections of the wafers verified double aberrations at these positions. Defective and healthy dies were then imaged

using SEM as shown in Figs. 2 and 3, respectively. SEM revealed that device features in the defective areas were poorly resolved and distorted as compared to intended features. The first appearance of these defects in-line was after the first interconnect photolithography step (prior to metallization and liftoff). FDC revealed that the field-to-field leveling parameters were elevated on Device F as compared to other devices (Fig. 4). Based on this data, it was thought that hotspots or backside contamination might be disturbing the first metal patterning for dies at the 11 and 1 o'clock positions of the wafer.

Backside wafer inspections revealed mesas beneath the defective dies. Mesa heights were determined to be approximately 1.2  $\mu\text{m}$  using both a depth gauge and an optical profiler. A representative contour plot is provided in Fig. 5 for reference. The process flow of Device F was carefully compared with the flows of other devices to determine possible causes of the hotspots. The flow contains a wet etch ( $\text{H}_3\text{PO}_4 / \text{H}_2\text{O}_2$ ) with a depth target of just over 1  $\mu\text{m}$ . Therefore, a hypothesis was formulated in which the mesas could have been generated if these areas were rendered impervious to the etch process.

To test the blocked etch hypothesis, controlled wafer orientation experiments were performed at the wet etch step. It was found that backside mesas formed at the 11 and 1 o'clock positions irrespective of orientation during the wet etch process. This result showed that an incoming factor must be modifying the backside surface of the wafer at those locations. Therefore, wafer orientation experiments were performed at an earlier silicon nitride ( $\text{Si}_x\text{N}_y$ ) deposition process. These experiments showed conclusively that the orientation of the mesas and patterning distortions could be directly controlled by wafer orientation during the  $\text{Si}_x\text{N}_y$  deposition process.




Fig. 6. Schematic showing stations in  $\text{Si}_x\text{N}_y$  deposition tool and handling forks at each station. The location of the forks has been strongly correlated to areas blocked during a subsequent wet etch process. The resulting wafer backside topography gives rise to frontside patterning distortions at photolithography.

$\text{Si}_x\text{N}_y$  films in this study were deposited by plasma-enhanced chemical vapor deposition (PECVD) using a mixture of  $\text{SiH}_4$ ,  $\text{NH}_3$ , and  $\text{N}_2$  at 300  $^\circ\text{C}$ . A schematic of the interior of the deposition tool is provided in Fig. 6 for reference. Each wafer is processed serially through the stations in the deposition system. Wafers are handled by parallel ceramic forks at each station. The location of the forks was found to be strongly correlated to the backside mesas formed after wet etch and the pattern distortions after M1 photolithography.




Fig. 7. EDX results from backside mesas (blocked etch areas) and uniformly etched areas. The mesas have a higher percentage of carbon, which may serve as a mask during a wet etch process. Note that  $\text{H}_3\text{PO}_4$  (from the wet etch) is the source of the P.

Upon discovering the origin of the undesired mesas, they were then characterized with EDX. The results, provided in Fig. 7, show a slightly (5 at. %) elevated level of carbon in the mesas. It is theorized that the carbonaceous contamination may have blocked the wet etch process. The results show that the patterning distortions are caused by an integrated defect mode comprising  $\text{Si}_x\text{N}_y$  deposition, wet etch, photolithography, and high patterning density.

#### CONCLUSIONS

In this study a unique failure mode, double hotspots, has been characterized, investigated, and traced back to its source. Patterning distortions at the first metal interconnect layer are caused by a novel integrated mechanism comprising  $\text{Si}_x\text{N}_y$  deposition, wet etching, and photolithography. Wafer non-planarity combined with high patterning density gives rise to low yield in the hotspot areas. The results demonstrate the critical importance of identifying and controlling lithography hotspots in semiconductor manufacturing.

## ACKNOWLEDGEMENTS

The authors would like to thank Mark Borek and Murray Tardif for helpful discussions regarding the Si<sub>x</sub>N<sub>y</sub> deposition process, as well as Daniel Richter and Davidson Andrade for EDX characterizations.

## REFERENCES

- [1] D. Z. Pan, B. Yu, and J. R. Gao, "Design for Manufacturing With Emerging Nanolithography," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 32, no. 10, pp. 1453-1472, 2013.
- [2] R. P. Seisyan, "Nanolithography in Microelectronics: A Review," *Technical Physics*, vol. 56, no. 8, p. 1061, 2011.
- [3] S. K. Tiku and D. Biswas, *III-V Integrated Circuit Fabrication Technology*. Boca Raton, FL: CRC Press, 2016.
- [4] M. P. Groover, *Fundamentals of Modern Manufacturing: Materials, Processes, and Systems*, 7th ed. Hoboken, NJ: Wiley, 2019.
- [5] D. Ding, J. A. Torres, and D. Z. Pan, "High Performance Lithography Hotspot Detection With Successively Refined Pattern Identifications and Machine Learning," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 30, no. 11, pp. 1621-1634, 2011.
- [6] J. Ye, P. Liu, and Y. Cao, "Lens Heating Compensation Systems and Methods," USA Patent US8570485B2, 2009.
- [7] Y. Cao, Y.-W. Lu, L. Chen, and J. Ye, "Optimized Hardware and Software for Fast Full-Chip Simulation," *Proceedings of the SPIE*, vol. 5754, pp. 407-414, 2005.
- [8] S.-E. Tseng, "Reduction of Hotspots of Dense Features," USA Patent US9946166, 2015.
- [9] A. Carlson and T. Le, "Correlation of Wafer Backside Defects to Photolithography Hot Spots Using Advanced Macro Inspection," in *SPIE 31st International Symposium on Advanced Lithography*, 2006, vol. 6152: SPIE.
- [10] E. Balu, W. T. Tseng, D. Jayez, J. Mody, and K. Donegan, "Wafer Backside Cleaning for Defect Reduction and Litho Hot Spots Mitigation," in *29th*

*Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)*, 2018, pp. 216-221.

- [11] H. Yang, Y. Lin, B. Yu, and E. F. Y. Young, "Lithography Hotspot Detection: From Shallow to Deep Learning," in *30th IEEE International System-on-Chip Conference (SOCC)*, 2017, pp. 233-238.
- [12] F. Khatkhatay *et al.*, "Leveraging Focus Spot Monitoring Data in FEOL to Resolve a High Impact MOL Defect," in *29th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)*, 2018, pp. 249-254.
- [13] "Chuck Cleaning Wafers." M.G.N. International Inc. <https://mgnintl.com/chuck-cleaning-wafers> (accessed 2023).

## ACRONYMS

AOI: Automated Optical Inspection  
EDX: Energy-Dispersive X-Ray Spectroscopy  
FDC: Fault Detection and Classification  
M1: Metal-1 Interconnect  
PCM: Process Control Monitor  
PECVD: Plasma-Enhanced Chemical Vapor Deposition  
SEM: Scanning Electron Microscopy  
Si<sub>x</sub>N<sub>y</sub>: Silicon Nitride