

# Scalable Selective Area Doping for Manufacturing of Planar Vertical Power GaN Devices

Alan G. Jacobs<sup>1</sup>, Boris N. Feigelson<sup>1</sup>, Jennifer K. Hite<sup>1</sup>, Joseph A. Spencer<sup>1,2</sup>, Prakash Pandey<sup>3</sup>, Daniel G. Georgiev<sup>3</sup>, Raghav Khanna<sup>3</sup>, Marko J. Tadjer<sup>1</sup>, Karl D. Hobart<sup>1</sup>, Travis J. Anderson<sup>1</sup>

<sup>1</sup>U.S. Naval Research Laboratory, Washington DC 20375, United States, [alan.jacobs@nrl.navy.mil](mailto:alan.jacobs@nrl.navy.mil), <sup>2</sup>Virginia Tech, Blacksburg VA, <sup>3</sup>University of Toledo, Toledo OH

**Keywords:** GaN, Ion Implantation, Activation, SMRTA

## Abstract

Selective area doping remains a key hurdle toward scalable manufacturing implementation of many power GaN device topologies. Effective ion implanted dopant activation has been shown at NRL using a scalable process dubbed Symmetric Multicycle Rapid Thermal Annealing allowing controlled doping of both high-quality bulk GaN and widely available, inexpensive heteroepitaxial GaN on sapphire. Here we show highly efficient (>70%) activation of ion implanted silicon with high mobility exceeding 160 cm<sup>2</sup>/Vs and TCAD calculations predicting ion implanted JTE termination structures capable of near ideal breakdown for planar p-i-n diodes.

## INTRODUCTION

Gallium nitride (GaN) is a leading material for next generation high power devices owing to its superior figures of merit over current state of the art materials as well as its increasing market share in RF applications generating economies of scale. For power devices, vertical architectures are especially advantageous[1]–[6]. In GaN, recent work has demonstrated 6kV diodes as well as large area 10A, 3.5kV diodes showcasing the capability of GaN[7], [8]. Among the challenges persisting for ease of commercialization include the efficient ion implant activation for n-type, p-type, and durable semi-insulating materials while maintaining the quality and low unintentional doping of unimplanted material. This remains difficult due to instability of GaN at ambient pressures for temperatures high enough to remove ion implant damage and activate dopants, often leading to material degradation and excess unintentional carriers[9], [10]. Here we demonstrate efficient activation of ion implanted silicon in GaN while maintaining film quality and low carrier density of unimplanted material and its potential application to termination structures of high power GaN devices.

## RESULTS & DISCUSSION

Unintentionally doped (UID) Ga-polar GaN templates were grown on sapphire 2.2 microns thick by MOCVD. Ion implants were made approximating a 300nm deep,  $\sim 1 \times 10^{19}$  cm<sup>-3</sup> box profile, with a localized surface concentration of




Fig. 1. a) Silicon implant concentration profile SRIM calculation in linear scale (solid) and log scale (dashed), b) As-implanted Nomarski image exhibiting implant contrast, c) As-annealed Nomarski image showing damage removal.

$5 \times 10^{19}$  cm<sup>-3</sup> to facilitate contacts, for a total dose of  $5 \times 10^{14}$  cm<sup>-2</sup>, as shown in Fig. 1a. Implants were performed at ambient and high temperature (500°C) as well as with an additional matching nitrogen implant to maintain stoichiometry and reduce vacancy formation. Annealing was conducted via Symmetrical Multicycle Rapid Thermal Annealing (SMRTA) at temperatures up to 1530°C, as shown in Fig. 2, at moderate pressures ( $\sim 30$  bar) where GaN is thermodynamically stabilized to  $\sim 1000$ °C. Successful stabilization of the metastable GaN material up to 1530°C was achieved with a combination of the moderate pressure, a protective PECVD SiN<sub>x</sub> cap, and rapid heating and cooling at rates up to 300 K/s during SMRTA. Contacts were made using typical Ti/Al/Ni/Au and measured as deposited with a typical




Fig. 2. Example SMRTA temperature profile. (a) 1530°C peak temperature SMRTA with 20 pulses separated by 60 seconds, (b) average pulse plotted for increasing peak temperature SMRTA from 1450°C to 1530°C, and (c) integrated duration at or above temperature vs temperature plot for an 80 minute 980°C anneal and SMRTA anneals at 1450°C, 1500°C, and 1530°C target peak temperatures.

measured specific contact resistance of order  $10^{-5}$  ohm-cm<sup>2</sup> by TLM as shown in Fig. 3.

Contrary to initial expectations, high temperature silicon implants did not prove advantageous and produced poor mobility with a greater sheet carrier concentration than the implanted dose indicating significant damage generation and retention after annealing. Compensation with room temperature co-implanted nitrogen after the high temperature silicon proved beneficial but still inferior to the ambient temperature silicon implant alone. Implantation of silicon at room temperature yielded a maximum mobility of 160 cm<sup>2</sup>/Vs, beyond 70% activation efficiency, as shown in Fig. 4, while maintaining the unimplanted UID material quality after a 1500°C SMRTA with consistent mobility to the as-grown material and electron concentrations from  $10^{16}$  to  $10^{17}$  cm<sup>-3</sup>, as shown in Fig. 5. Sequential co-implantation with both silicon and nitrogen at room temperature exhibited slightly reduced mobility compared to silicon alone while the activation efficiency was comparable indicating that the additional defects generated from the nitrogen implant proved equally or more deleterious in this case than any benefit from maintaining material stoichiometry.




Fig. 3. Linear transmission line measurements of implanted and annealed films showing (a) good ohmic contact from 8 to 80µm distances and (b) good linear extrapolation to low contact resistance after a 1500°C SMRTA.




Fig. 4. Sheet carrier concentration, mobility, and activation efficiency for standard SMRTA anneals with peak temperatures from 1450°C to 1530°C.




Fig. 5. Unimplanted sheet and volumetric carrier density after annealing as a function of nominal peak SMRTA temperature.




Fig. 6. Calculated breakdown voltage for ion-implanted JTE compensating as-grown p-i-n diode stack as a function of counter-doping concentration for various JTE thicknesses achieving near parallel plane breakdown voltage.

Additionally, TCAD calculations indicate that silicon ion implanted terminations into as-grown p-i-n diodes can yield high voltage devices with breakdown nearing ideal parallel plane values, as shown in Fig. 6 for a simulated 4.5kV structure. As inherent to any JTE based termination, the active charge density is critical, producing a relatively sensitive process window for a given JTE thickness. Due to the precision of ion implantation, such precise control of the implantation dose is accessible while guard ring or hybrid terminations provide further process latitudes[11]. For such a 4.5kV diode, the drift layer must maintain doping below  $10^{16}$   $\text{cm}^{-3}$ . Such capabilities have proven readily accessible within the SMRTA process with the demonstrated capability to maintain low unintentional doping of the drift layer while simultaneously activating the implanted dopants efficiently.

## CONCLUSIONS

The demonstration of highly efficient and effective implanted n-type dopant activation simultaneously coupled with maintaining low UID film carrier density show ion implantation is ripe to be applied to device topologies in GaN. Furthermore, simulations show effective termination methods can be achieved with such implanted and annealed material at the 5kV device node and beyond. The demonstration using low cost and high dislocation density heteroepitaxial GaN further suggest significant potential for low cost or application to higher performance substrate technologies for widespread device applications. This simultaneous capability enables new high power device topologies and freeing device designers from the difficulties and drawbacks of regrowth.

## ACKNOWLEDGEMENTS

Research at NRL is supported by the Office of Naval Research. The authors acknowledge the NRL Institute for Nanoscience (A. Boyd, D. St. Amand, and W. Spratt) for fabrication support. J.A.S gratefully acknowledges support by the High Density Integration industry consortium. This work was also supported in part by the U.S. Office of Naval Research at the University of Toledo under Grant N00014-21-1-2832 at the direction of CAPT Lynn Petersen (USN Retired).

## REFERENCES

- [1] R. S. Pengelly, S. M. Wood, J. W. Milligan, S. T. Sheppard, and W. L. Pribble, "A Review of GaN on SiC High Electron-Mobility Power Transistors and MMICs," *IEEE Trans. Microw. Theory Tech.*, vol. 60, no. 6, pp. 1764–1783, Jun. 2012.
- [2] Y.-F. Wu, J. Gritters, L. Shen, R. P. Smith, and B. Swenson, "kV-Class GaN-on-Si HEMTs Enabling 99% Efficiency Converter at 800 V and 100 kHz," *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 2634–2637, Jun. 2014.
- [3] S. P. DenBaars *et al.*, "Development of gallium-nitride-based light-emitting diodes (LEDs) and laser diodes for energy-efficient lighting and displays," *Acta Mater.*, vol. 61, no. 3, pp. 945–951, Feb. 2013.
- [4] H. Nie *et al.*, "1.5-kV and 2.2-mOhm-cm<sup>2</sup> Vertical GaN Transistors on Bulk-GaN Substrates," *IEEE Electron Device Lett.*, vol. 35, no. 9, pp. 939–941, Sep. 2014.
- [5] M. Sun, Y. Zhang, X. Gao, and T. Palacios, "High-Performance GaN Vertical Fin Power Transistors on Bulk GaN Substrates," *IEEE Electron Device Lett.*, vol. 38, no. 4, pp. 509–512, Apr. 2017.
- [6] Y. Zhang *et al.*, "Vertical GaN Junction Barrier Schottky Rectifiers by Selective Ion Implantation," *IEEE Electron Device Lett.*, vol. 38, no. 8, pp. 1097–

- 1100, 2017.
- [7] L. Yates *et al.*, “Demonstration of >6.0-kV Breakdown Voltage in Large Area Vertical GaN p-n Diodes With Step-Etched Junction Termination Extensions,” *IEEE Trans. Electron Devices*, vol. 69, no. 4, pp. 1931–1937, 2022.
- [8] R. Kaplar *et al.*, “Development of High-Voltage Vertical GaN PN Diodes (invited).,” *2020 IEEE Int. Electron Devices Meet.*, pp. 79–82, 2020.
- [9] A. G. Jacobs *et al.*, “Role of Capping Material and GaN Polarity on Mg Ion Implantation Activation,” *Phys. Status Solidi Appl. Mater. Sci.*, vol. 1900789, pp. 1–7, 2019.
- [10] T. J. Anderson *et al.*, “Effect of high temperature, high pressure annealing on GaN drift layers for vertical power devices,” *J. Cryst. Growth*, vol. 499, no. July, pp. 35–39, Oct. 2018.

- [11] P. Pandey *et al.*, “A Simple Edge Termination Design for Vertical GaN P-N Diodes,” *Trans. Electron Devices*, pp. 1–8, 2021.

#### ACRONYMS

GaN: Gallium Nitride  
UID: Unintentionally Doped  
MOCVD: Metalorganic Chemical Vapor Deposition  
SRIM: Stopping Range of Ions in Matter  
SMRTA: Symmetric Multicycle Rapid Thermal Annealing  
PECVD: Plasma Enhanced Chemical Vapor Deposition  
TLM: Transmission Line Measurement