

# Scaled $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs with Pulsed Laser Deposition-Regrown Ohmics

Daniel M. Dryden<sup>1</sup>, Hyung Min Jeon<sup>2</sup>, Kyle J. Liddy<sup>1</sup>, Ahmad E. Islam<sup>1</sup>, Dennis E. Walker, Jr.<sup>1</sup>, Jeremiah C. Williams<sup>1</sup>, Nicholas P. Sepelak<sup>2</sup>, Nolan S. Hendricks<sup>1</sup>, Kevin D. Leedy<sup>1</sup>, Kelson D. Chabak<sup>1</sup>, Andrew J. Green<sup>1</sup>

1. Air Force Research Laboratory, Sensors Directorate, 2241 Avionics Circle Bldg 620, Wright-Patterson AFB, OH 45433  
2. KBR Inc., 3725 Pentagon Blvd, Ste 210, Beavercreek, OH 45431

**Keywords:** ultra-wide band gap semiconductors, gallium oxide, power electronics, regrowth, MOSFETs

## Abstract

We demonstrate a method for facile, high-yield regrowth and liftoff of highly doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> deposited by pulsed-laser deposition and lifted off using a bilayer liftoff mask. This technique provides major advantages in yield and ease-of-use compared to previous liftoff approaches. The technique is then used to fabricate highly scaled MOSFETs with regrown ohmics with on-resistance as low as 21.7  $\Omega$ -mm for a 1  $\mu$ m channel device at  $V_{gs} = 0$  V. Reducing parasitic resistance is critical to advancing the performance of such highly scaled devices wherein parasitic resistance makes up a significant percentage of device on resistance.

## INTRODUCTION

Beta-phase gallium oxide ( $\beta$ -Ga<sub>2</sub>O<sub>3</sub>) is an emerging ultra-wide band gap (UWBG) semiconductor with potential applications in power electronics, solar-blind optoelectronics, and radio-frequency applications [1]. Its superior performance is due to its large band gap of 4.8 eV and commensurately high critical electric field strength estimated at 8 MV/cm [2].

Eliminating parasitic resistance is critical for real-world devices to approach the theoretical maximum performance of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> [3]. This is especially critical in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> due to its relatively high bulk resistivity compared to SiC or GaN: Devices with inefficient scaling, process misalignment, or excess source-gate (access region) spacing suffer from reduced on-resistance  $R_{on}$  with no added benefit to breakdown voltage  $V_{bk}$ . Contact resistance  $R_c$  is a significant contributor to  $R_{on}$ , especially as device channel lengths are scaled down and sources of parasitic resistance constitute a significant portion of device resistance. Management of  $R_c$  through selective-area doping is paramount to achieving low  $R_{on}$ , but current approaches have practical limitations. Ion implantation doping has not been demonstrated to achieve carrier concentrations as high as in situ doping has [4], and requires high-temperature activation anneals that can diffuse dopants and impurities[5]. Selective-area regrowth and liftoff can achieve much higher doping levels [6] but may be difficult due to the high chemical resistance of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, often requiring long processing times




Figure 1 a) SEM-FIB cross-section of a T-shaped bilayer liftoff mask consisting of 100 nm SiN<sub>x</sub> and 100 nm SiO<sub>2</sub>, defined by RIE etch with nickel hard mask; b) the same liftoff mask with 50 nm OF PLD Ga<sub>2</sub>O<sub>3</sub>, showing conformal regrowth; c) the same region after 30 minutes of sonication in BOE to remove the liftoff mask and reveal the underlying Ga<sub>2</sub>O<sub>3</sub>.

and yielding unpredictable results. Here, we report a method for the regrowth and liftoff of highly conductive  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> films grown by pulsed laser deposition (PLD), which greatly reduce  $R_c$ , and thus  $R_{on}$ , of highly scaled  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistors.

## METHODS

A 100 nm Si-doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> channel layer was grown homoepitaxially on an Fe-doped (010) substrate by molecular beam epitaxy. Hall measurements showed a carrier concentration of  $8.03 \times 10^{17} \text{ cm}^{-3}$  and a mobility of  $71.4 \text{ cm}^2/\text{Vs}$ . A bi-layer mask consisting of 100 nm SiO<sub>2</sub> and 100 nm Si<sub>3</sub>N<sub>4</sub> was deposited by plasma-enhanced chemical vapor deposition (Figure 1). Regions for regrowth were defined via Ni hard mask and reactive ion etching, followed by a controlled wet etch in dilute buffered oxide etch (BOE) to undercut the SiO<sub>2</sub> layer. Si-doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> was regrown via PLD at a nominal thickness of 50 nm, and liftoff was performed by sonicating in BOE for 30 minutes, followed by a DI rinse. Micro-van der Pauw Hall measurements showed the regrown layer to have a doping averaging  $1.9 \times 10^{20} \text{ cm}^{-3}$  and an average mobility of  $36 \text{ cm}^2/\text{Vs}$ . Fabrication of MESFETs and MOSFETs with channel lengths of 1 and 2  $\mu\text{m}$  was completed using a 23 nm Al<sub>2</sub>O<sub>3</sub> gate/passivation oxide, annealed Ti/Al/Ni/Au ohmic contacts, and Ni/Au T-gates with a stem gate length of 200 nm (Figure 2).

Devices showed high yield with good contact quality. Extrapolating  $R_c$  from excess resistance versus channel length [7] across all well-behaved devices estimated a  $R_c$  of  $1.7 \pm 2.6 \text{ } \Omega \cdot \text{mm}$  with 1  $\mu\text{m}$  devices averaging an  $R_{on}$  of  $26 \pm 3 \text{ } \Omega \cdot \text{mm}$  and 2  $\mu\text{m}$  devices averaging an  $R_{on}$  of  $44 \pm 6 \text{ } \Omega \cdot \text{mm}$ . The best-performing device under test (DUT) was a 1  $\mu\text{m}$  channel-length MOSFET with an  $R_{on}$  of  $21.7 \text{ } \Omega \cdot \text{mm}$ , transconductance of  $25.9 \text{ mS/mm}$ , maximum current  $I_{max}$  of  $172 \text{ mA/mm}$  at  $V_{ds} = 8 \text{ V}$ ,  $V_{off} = -11.2 \text{ V}$ , and an on-off ratio  $I_{on}/I_{off} \sim 10^7$  (Figure 1 a and b). Catastrophic breakdown of similar 1  $\mu\text{m}$  channel MOSFETs occurred at  $> 114 \text{ V}$  (Fig. 1 c), at an estimated peak field of  $2.75 \text{ MV/cm}$ . This corresponds to a Power Figure of Merit (PFOM) of  $59.9 \text{ MW/cm}^2$  and an estimated Huang's Material Figure of Merit (power-switching figure of merit, HMFOM) of  $8.8 \text{ (W/C)}^{1/2}$  (Fig. 1 d).

## DISCUSSION

Increasing process reliability, ease, and yield is critical to the successful commercialization of a new semiconductor technology. This is especially true in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> where the cost basis is likely to be a major driver of adoption [8]. The bi-layer liftoff mask presented here increases the yield of ohmic regrowth significantly while also greatly reducing processing time. This process yields not only high-quality hero devices such as the DUT, but also increases device yield and uniformity across the sample compared to previous liftoff methods. Larger devices [9] see smaller improvements in device  $R_{on}$  (and subsequently in related figures of merit) from reducing parasitic resistances such as  $R_c$ , as the intrinsic




Figure 2 a) Schematic of a MOSFET (the DUT) b) plan view SEM micrograph of a 1  $\mu\text{m}$  channel MOSFET; c) side view of a 1  $\mu\text{m}$  channel MOSFET showing the regrown ohmics, channel region, and T-Gate.

resistance of the large device channel dominates  $R_{on}$  at large drift lengths. Excellent device performance has previously been demonstrated in the regime of device operation requiring  $V_{bk}$  in the hundreds or thousands of volts [9], [10].  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> offers potential performance benefits for devices with  $V_{bk} < 100 \text{ V}$  as well, such as smaller smaller footprints, lower cost and lower  $R_{on}$  for a given  $V_{bk}$  versus other materials systems. Successful fabrication of such devices requires the minimization of parasitic resistances that dominate device  $R_{on}$  for highly scaled devices, as well as reliable control over




Figure 3 a) Transfer characteristics and b) family of curves of the DUT; c) breakdown performance of a similar 1  $\mu\text{m}$  channel MOSFET; and d) PFOM plot of other  $\text{Ga}_2\text{O}_3$  transistors, including MESFETs (open circles), MOSFETs (closed circles), and FINFETs (triangles) with the DUT in green.

device dimensions even at the submicron scale. The liftoff method presented here provides both, as evidenced by the high yield of highly scaled devices appropriate for sub-hundred-volt device operation.

#### CONCLUSION

Highly scaled  $\beta\text{-Ga}_2\text{O}_3$  transistors were fabricated using a novel regrowth and liftoff method that showed increased yield and ease of manufacture compared to previous methods. The resultant devices had low  $R_c$  and low  $R_{on}$ , resulting in improved device performance in the  $<100$  V regime. These results demonstrate the feasibility of manufacturing  $\beta\text{-Ga}_2\text{O}_3$  devices in a voltage regime not previously demonstrated in  $\beta\text{-Ga}_2\text{O}_3$ , while achieving a BFOM in excess of the unipolar Si limit and competitive with previous  $\beta\text{-Ga}_2\text{O}_3$  devices.

#### ACKNOWLEDGEMENTS

This material is based on work supported by the Air Force Research Laboratory under award FA807518D0015.

#### REFERENCES

- [1] A. J. Green *et al.*,  *$\beta$ -Gallium oxide power electronics*, APL Mater., vol. 10, no. 2, p. 029201, Feb. 2022, doi: 10.1063/5.0060327.
- [2] J. Y. Tsao *et al.*, *Ultrawide-Bandgap Semiconductors: Research Opportunities and Challenges*, Adv. Electron. Mater., vol. 4, no. 1, p. 1600501, 2018, doi: 10.1002/aelm.201600501.
- [3] A. J. Green *et al.*, *3.8-MV/cm Breakdown Strength of MOVPE-Grown Sn-Doped  $\beta\text{-Ga}_2\text{O}_3$  MOSFETs*, IEEE Electron Device Lett., vol. 37, no. 7, Jul. 2016, doi: 10.1109/LED.2016.2568139.
- [4] H. M. Jeon *et al.*, *Homoepitaxial  $\beta\text{-Ga}_2\text{O}_3$  transparent conducting oxide with conductivity  $\sigma = 2323 \text{ S cm}^{-1}$* , APL Mater., vol. 9, no. 10, p. 101105, Oct. 2021, doi: 10.1063/5.0062056.
- [5] M. H. Wong, K. Sasaki, A. Kuramata, S. Yamakoshi, and M. Higashiwaki, *Anomalous Fe diffusion in Si-ion-implanted  $\beta\text{-Ga}_2\text{O}_3$  and its suppression in*

*$\text{Ga}_2\text{O}_3$  transistor structures through highly resistive buffer layers*, Appl. Phys. Lett., vol. 106, no. 3, p. 032105, Jan. 2015, doi: 10.1063/1.4906375.

- [6] Z. Xia *et al.*, *Delta Doped  $\beta\text{-Ga}_2\text{O}_3$  Field Effect Transistors With Regrown Ohmic Contacts*, IEEE Electron Device Lett., vol. 39, no. 4, pp. 568–571, 2018.
- [7] D. K. Schroder, *Semiconductor Material and Device Characterization*, 1st ed. Wiley, 2005, p.211 doi: 10.1002/0471749095.
- [8] S. B. Reese, T. Remo, J. Green, and A. Zakutayev, *How Much Will Gallium Oxide Power Electronics Cost?*, Joule, vol. 3, no. 4, pp. 903–907, Apr. 2019, doi: 10.1016/j.joule.2019.01.011.
- [9] D. M. Dryden *et al.*, *Scaled T-Gate  $\beta\text{-Ga}_2\text{O}_3$  MESFETs With 2.45 kV Breakdown and High Switching Figure of Merit*, IEEE Electron Device Lett., vol. 43, no. 8, pp. 1307–1310, Aug. 2022, doi: 10.1109/LED.2022.3182575.
- [10] S. Sharma, K. Zeng, S. Saha, and U. Singiseti, *Field-Plated Lateral  $\beta\text{-Ga}_2\text{O}_3$  MOSFETs With Polymer Passivation and 8.03 kV Breakdown Voltage*, IEEE Electron Device Lett., vol. 41, no. 6, pp. 836–839, Jun. 2020, doi: 10.1109/LED.2020.2991146.