

# Improving the yield for GaN-on-Si HEMT devices for power applications

D.Fahle<sup>1</sup>, C. Mauder<sup>1</sup>, I. Booker<sup>1</sup>, H. Hahn<sup>1</sup>, Z. Gao<sup>1</sup>, M. Marx<sup>1</sup>  
Niels Posthuma<sup>2</sup> and Stefaan Decoutere<sup>2</sup>

<sup>1</sup>AIXTRON SE, Dornkaulstr. 2, 52134 Herzogenrath, <sup>2</sup>Imec, Kapeldreef 75, 3001 Leuven, Belgium;  
\*email: [d.fahle@aixtron.com](mailto:d.fahle@aixtron.com), phone: +49 2407 9030 105

**Keywords:** MOCVD, GaN-on-Si, HEMT

## Abstract

**GaN-on-Si devices for power conversion are on the way to volume production, replacing conventional Si devices. We address the need for improved yield by improved hardware of our batch reactor. We observe that improvement of the AlGa<sub>N</sub> barrier uniformity is directly reflected in the threshold voltage ( $V_{th}$ ) range, giving a within wafer range of 0.2 V for an E-mode device. To extend the voltage range beyond 650 V, we scale up the buffer thickness > 7  $\mu\text{m}$  and achieve a breakdown voltage > 1200V.**

## INTRODUCTION

GaN-on-Si High HEMTs are becoming the most important building block for highly efficient power conversion. Due to the unique material properties and switching speed of GaN, power converters can be operated at significant higher frequency, allowing to reduce passive components in terms of size and weight.

As GaN power devices are in transition into volume production, focus is shifting from performance to yield and cost.

The method of choice for mass production of such GaN HEMT device stacks is MOCVD, particularly on large-diameter (>150 mm) Si (111) wafers due to their low cost, availability, and compatibility with existing Si fabs. Here we are showing how optimized MOCVD hardware and process can significantly contribute to increased yield and therefore reduced cost.

## EXPERIMENTAL

A typical device stack for an E-mode device is shown in Figure 1. It consists of an AlN nucleation, an AlGa<sub>N</sub> superlattice (SL) and GaN:C buffer, which thicknesses are typically scaled to the desired vertical breakdown voltage,  $V_{br}$ . The active device is formed by the GaN channel, AlGa<sub>N</sub> barrier and p-GaN gate. The AlGa<sub>N</sub> barrier and p-GaN properties are adjusted in a way that the 2DEG is fully depleted.  $V_{th}$  and  $V_{br}$  are the key parameters with their inhomogeneities limiting the on-wafer yield of such a stack.  $V_{th}$  is influenced by the AlGa<sub>N</sub> barrier alloy composition, AlGa<sub>N</sub> barrier thickness, active Mg

doping level in the p-GaN, and C levels in all GaN channel, AlGa<sub>N</sub> barrier and p-GaN, rendering the homogeneity of  $V_{th}$  a difficult art to master [1]. The breakdown voltage is mainly influenced by the buffer thickness, alloy composition of the SL and carbon level of GaN:C and SL.




Figure 1 Typical E-mode stack GaN-on-Si with a total stack thickness of  $\sim 4.5 \mu\text{m}$

To obtain uniform AlGa<sub>N</sub> growth, we optimized the hardware of our production-proven platform, the AIXTRON G5+ C Planetary<sup>®</sup> MOCVD batch reactor resulting in our next generation platform for 8x150 mm and 5x200 mm configuration. Particularly, the satellite (wafer holder) was optimized to ensure a uniform temperature distribution and at the same time omitting any interaction of neighboring graphite or SiC parts.

To demonstrate the capability of our next generation platform, a device stack as schematically shown in Figure 1 is deposited on 200 mm Si (111). Growth is initiated by an AlN nucleation, followed by an AlGa<sub>N</sub>/AlN SL buffer with a thickness of  $\sim 3 \mu\text{m}$ . Subsequently, a GaN:C layer of  $1 \mu\text{m}$  is deposited acting as a back-barrier for the GaN channel.

The carbon doping of the buffer layers is employed by using an extrinsic carbon source [2,3]. By this, a uniform and easy to control carbon level is achieved. A 200 nm unintentionally doped (uid) GaN channel is followed by a thin AlGaIn barrier, which is capped with a p-GaN gate.

Full device processing was performed at the imec pilotline, Leuven, Belgium using the 650 V GaN-on-Si process to access device parameters like  $V_{br}$  and  $V_{th}$ .

In a second variation, five different samples for which the buffer thickness was gradually scaled up to more than 7  $\mu\text{m}$  have been grown. The increase in buffer thickness was mainly achieved by increasing the SL part of the buffer. For this second set of samples,  $V_{br}$  was assessed.

## RESULTS

First, the results for the first set of samples are described. The vertical breakdown voltage at room temperature with a current criterion of 1  $\mu\text{A}/\text{mm}^2$  is given in Table 1. With a total stack thickness of  $\sim 4.5 \mu\text{m}$ , an excellent average breakdown voltage of 906 V is achieved. The narrow  $V_{br}$  on-wafer distribution is validating the advantage of carbon doping with a dedicated source as well as the uniformity in our next generation platform.

TABLE I

Average $V_{br}$ (V)	905.8
$1\sigma$ (V)	19.9
$1\sigma$ (%)	2.2%
Absolute Range (V)	65
Relative Range (%)	7.2%

Vertical breakdown at room temperature @  
1  $\mu\text{A}/\text{mm}^2$

The Al composition of the AlGaIn barrier was assessed by room temperature PL on a stack as sketched in Fig. 1 but without p-GaN cap. A typical Al distribution across a 200 mm wafer is shown in Figure 2. As figure of merit, the area within a certain specification is used. For an allowed 1% Al range up to 99.5% are achieved. In Table 2, an overview of a full run is given, showing almost no difference between all individual five wafers.

TABLE II

Wafer	Average Alloy composition (%)	Area in spec (%)
1	22.6	99.5
2	22.6	98.4
3	22.7	98.4
4	22.6	98.2
5	22.6	99.1

Average Al composition and area in spec for a 1% Al bin of a full load run, 2 mm edge exclusion




Figure 2 Al composition mapping by PL of a 200 mm wafer showing a very uniform Al distribution across the wafer. 2 mm edge exclusion was applied.

The AlGaIn barrier thickness was assessed using X-ray reflectivity (XRR) also on a stack without pGaN cap. A relative thickness variation of below 4% across the 200 mm wafer is extracted (not shown). A wafer map of the  $V_{th}$  (E-mode stack, Fig. 1) is given in Figure 3. The  $V_{th}$  extracted at maximum transconductance is 2.2 V with a range of only 0.2 V reflecting the uniform AlGaIn barrier properties.

For the second set of experiments, the impact of buffer thickness on  $V_{br}$  is given in Figure 4. Although the stacks for the individual data points have been individually optimized, an almost linear dependency of  $V_{br}$  with the total stack thickness is observed.

An IV curve for wafer center and edge of the 7.3  $\mu\text{m}$ -thick sample is also given in Fig. 4, showing a  $V_{br} > 1200 \text{ V}$  can be achieved by GaN-on-Si on our high-volume production system.

It is worth mentioning that for buffer thicknesses above 5  $\mu\text{m}$ , we see the need to use substrates with a non-standard thickness of 1 mm. For a total stack thickness above 7  $\mu\text{m}$ , substrates with a thickness of 1.15 mm are the preferred choice. By using an adjusted substrate thickness, post-epi bow can be well maintained below 50  $\mu\text{m}$ .




Figure 3  $V_{th}$  map of a 200 mm wafer





Figure 4 top: breakdown voltage as function of buffer thickness, bottom: IV curves of the 7.3  $\mu\text{m}$  sample

## CONCLUSION

Excellent on-wafer yield for  $V_{th}$  and  $V_{br}$  have been shown on our next gen GaN platform in a 5x200 mm configuration. We attribute the tight  $V_{th}$  distribution to the optimized hardware, resulting in a narrow Al distribution in the AlGaIn barrier within wafer and wafer-to-wafer. Further, we have

shown how breakdown voltage for GaN-on-Si can be scaled beyond 1200 V by increasing the stack thickness above 7  $\mu\text{m}$ , extending the voltage range for future GaN devices.

## ACKNOWLEDGEMENTS

The authors would like to thank Prof. Vescan, RWTH Aachen, for carrying out the breakdown measurements of the samples in Fig. 4.

## REFERENCES

- [1] Bakeroot, B., Stoffels, S., Posthuma, N., Wellekens, D., & Decoutere, S. (2019, May). Trading off between threshold voltage and subthreshold slope in AlGaIn/GaN HEMTs with a p-GaN gate. In 2019 31st International Symposium on Power Semiconductor Devices and ICs (ISPSD) (pp. 419-422). IEEE.
- [2] Fahle, D., M. Marx, H. Behmenburg, M. Kortemeyer, and M. Heuken. "Buffer development for GaN power electronic applications using extrinsic carbon doping for a super-lattice structure.", CSMANTECH 2019
- [3] Heuken, L., M. Kortemeyer, A. Ottaviani, M. Schröder, M. Alomari, D. Fahle, M. Marx et al. "Analysis of an AlGaIn/AlN super-lattice buffer concept for 650-V low-dispersion and high-reliability GaN HEMTs." IEEE Transactions on Electron Devices 67, no. 3 (2020): 1113-1119.
- [4] N. E. Posthuma et al., "An industry-ready 200 mm p-GaN E-mode GaN-on-Si power technology," 2018 IEEE 30th International Symposium on Power Semiconductor Devices and ICs (ISPSD), Chicago, IL, USA, 2018, pp. 284-287, doi: 10.1109/ISPSD.2018.8393658

## ACRONYMS

- MOCVD: Metal organic vapor deposition
- HEMT: High electron mobility transistors
- E-mode: enhancement mode
- $V_{br}$ : vertical breakdown voltage
- SL: super lattice
- $V_{th}$ : threshold voltage
- PL: photoluminescence
- XRR: x-ray reflectivity
- IV: current voltage