Toshihiko Kosugi
-
Wafer-level Backside Process Technology for Forming High-density VIAs and Backside Metal Patterning for 50-µm-thick InP Substrate
Download PaperTakuya Tsutsumi, QSI, Cheon-An, Kyunggi-do, 31044, South KoreaToshihiko Kosugi