Toshihiko Kosugi

  • Wafer-level Backside Process Technology for Forming High-density VIAs and Backside Metal Patterning for 50-┬Ám-thick InP Substrate

    Takuya Tsutsumi, QSI, Cheon-An, Kyunggi-do, 31044, South Korea
    Toshihiko Kosugi
    Download Paper